## Experimenting With Embedded Control Using the µCEL ™ Development System

## by Johnathan Conley



SBC65V1B Single Board Computer

## <u>Chapter 1</u> Quick Summary

his chapter is for those of you who want to get right to work, and already have some

experience with microprocessors or microcontrollers. The following is a summary of the  $\mu CEL_{TM}$  development system.

## **Getting Started**

- 1.) Hook up the SBC65V1B controller
- 2.) Initiate the power up blink test
- 3.) Browse through memory and exercise I/O using the SBC monitor & JTerm

## **Development Cycle Overview**

- 1.) Copy Template.ASM to your new source code file name: "YourFile.ASM"
- 2.) Use your editor to edit your source code
- 3.) Assemble your source code using JAsm, the cross-assembler
- 4.) Download your "ramware" object .ROC file created by JAsm using JTerm
- 5.) Run Your Program Using JTerm
- 6.) Debug your code
- 7.) Repeat steps 2 through 6 until done

## **Applications:**

Later we'll put the  $\mu CEL_{m}$  system to use by making a capacitance meter. We'll combine a little bit of hardware with some software to implement this project. In later experiments, we'll either use a component to implement a simple function or we will combine components to make a more complex interface.

## Make it DO something!!

#### **Design Ideas:**

- High Speed serial interface
- Battery backed static ram
- Real time clock
- Push button switch interface
- Keypad and LCD Display driver
- Intelligent phone circuits (answering machines, etc.)
- Plotter buffer/translator
- Eprom burner/memory extention EPROM emulator
- Custom remote terminal
- Remote temperature monitoring interface
- Intelligent Stepper motor driver
- Programmable drilling/routing engraving

- Pulse-electroplating controller
- Data logger
- Remote test equipment
- Weather Station
- Hydroponic garden and greenhouse experiments
- On-board automobile/dragster computer
- Air pollution monitor
- Custom HAM radio devices
- Laboratory experiment monitor
- Remote intelligent relay control
- Custom burglar alarm
- Custom sprinkler systems
- Networking Controller
- Single-chip µController development system
- Single-chip µC emulator
- Multiple Time Delay Relays
- Model railroad controller
- Industrial Control

#### Applications Limited only by your imagination! (and bucks & time)

## **Getting Started-Details**

#### Hook up the SBC65V1B

Connect the power cable. This SBC (single board computer) runs on +5V power. Plug in the connector PJ1, included with your SBC, into its header. Note that the connector is "keyed" so that the flat part of the connector contacts the pc board (the 'nib' will be on the topside). Use the enclosed documentation to locate power & ground on the pcb - side of the connector, or use an ohmeter. Use pin16 of U6 to detect the +5V line and pin 8 of U6 for ground.

Measure your power supply voltage with a voltmeter before you connect it to your SBC. It should read +5V. Once you are certain you know where to connect power, attach the two leads from the SBC connector to your power supply with the power *off*. Do a visual and an ohm check before you apply power. Verify that your connections are correct. Now, apply power.

Your first indication of a working unit will be led D1. It should be lit. If not, press the reset button S1. If there is no led indication, check the voltages on the IC's with a voltmeter.

Your power supply should be able to supply at least 350 milli-amps (mA).

#### **Power-up Blink Test**

Locate the 2-pin header J15 near pin 4 of U19. Slide a shorting jumper over J15 (new units will come with this jumper installed) and then apply power and depress the reset button S1. The led D1 should blink at about a once-per three-second rate.

#### **Browse Through Memory**

Connect the female end of the serial cable supplied, to the male nine-pin connector on your IBM or compatible. The male end of the cable plugs into the female nine-pin serial connector on the **SBC65V1B**.

Run the terminal program "**JTerm**." You should observe a menu with lots of distractors. Near the bottom of the screen you should see a "1" being sent to the screen from the SBC each time the led blinks. This verifies that your serial connection is complete and your SBC is working.

Remove the shorting jumper from J15 on the SBC. Within a few seconds, you should see the message **JComm LAB uCEL (TM) XaMonV4B-1**. You are now ready to browse.

First type the "4" command. You will see the buffer address, and the buffer size. Now, type the "6" command. This is a memory dump. Notice the address at the left of the screen, and the corresponding sixteen bytes. Now type the "7" command, followed by two hex letters "A-F" or "0-9." This allows you to fill memory with any hex value you would like. Notice that all of these operations begin at the starting address specified, and are as long as the buffer size specified. Control-N will give you the **JTerm** menu. Take time to read and test each command. The worst thing that can happen while you are exploring is that you will have to momentarily disconnect power from the SBC and depress its reset button.

One exception, the Control - D 'download' command might hang up your PC if you do not have a ROC file present (in your directory) ready to download.

#### **Development Cycle Details**

#### Copy the template.

The Template.ASM can be copied to a different file name at the start of each new project. This file gives you a foundation for some consistent documentation. You may decide on a different format or have some ideas of your own. If you do, don't hesitate to implement them. Doing regular, readable and consistent documentation is a **REAL** good habit to get into!!

#### Edit your source code

Some like to use the editor in a "shell" like <u>Directory Commander</u> (shareware) to both edit their source code and run **JAsm** or **JTerm**.

#### Cross-assemble your source code

by running JAsm. A menu will present itself of all the .ASM files contained in the directory you run JAsm from. Use the up and down arrow keys to highlight the desired file, then press the "return" key.

There is a file called Xasm.CFG that instructs the assembler as to the type of files to generate. If all four values are "FALSE", the assembler will only generate a .ROC file. The .ROC file is the executable or *object* code. If this object code is burned into an Eprom, the code is called **firmware**. If the code is downloaded into the **SBC65V1B** ram, it may be called "ramware."

Edit the Xasm.CFG file and used different BOOLEAN (TRUE or FALSE) values, and see what types of files **JAsm** generates.

#### Run JTerm and Download your Ramware

Run **JTerm** and notice the menu presented. There are several commands to explore, but you don't have to be overwhelmed. Just take each command one-at-a-time. For now, type control-D and notice the menu of the .ROC files on your directory. Select the file you want to download and press return. The downloader will automatically set the buffer size, and send your code starting at the "ORG" address previously set by using the "1" command. The default value for **ORG is 0500 hex.** 

Run your program using JTerm. All you have to do now is press **control-z** and then "**G**" for "Go.' **Debug your code** 

There is some bad news and some good news. The bad news is that there is no debugger per se with this system. The good news is that you won't need one if you follow healthy *top-down structured programming* practices. There is a BRK instruction you can insert into your source code, that will halt your program and display the current registers.

There is even a vector you can install that will allow you to insert a "display-key-variables" routine so that you can monitor some of the things that a more complete debugger would let you look at.

A list of some of the more common errors made when assembly programming are included in the section on the **JAsm** cross-assembler.

## Review

The development cycle is

- 1.) Edit
- 2.)Assemble
- 3.)Download
- 4.)Run
- 5.)Debug until your program behaves the way it is supposed to, you give up, or run out of time.

You will find many useful subroutines/procedures included in the **XaMonV4B** monitor that should ease your programming burden. The Hello.ASM source code is included so that you can "practice" going through the cycle. Just a note of comparison: One C compiler's executable just to put "Hello World" on the screen was 3K bytes, C++ 18K! **µCEL** includes "Hello World" source code so you can see how much code this system uses. (Its not much) **P.S. Don't forget to back up your files!** 

## <u>Chapter 2</u> Introduction

ow many different computers do you use each day? For many of you the answer may be

one or two. In reality you may be using more computing power than you are aware of. Many types of appliances and machinery "hide" a CPU or micro-controller within, *dedicating* it to a specific task.

A term used to describe the use of a computer in this way is *embedded control*; the computer is literally built right into the device or product. By using built-in "intelligence," your design can have more features, flexibility, and be easier to use.

Embedded control is used all around you. Devices such as microwave ovens, burglar alarms, automated sprinkler systems and laser printers have dedicated microcontrollers or computers as part of their "guts."

Embedded control has been identified as a key technology for the 90's, and can be just plain fun and useful for widget builders like me and you!

This article describes **µCEL**; a micro Control Experimenters Laboratory. At the heart of this development system is a 65C02-based single board computer/controller. This system includes a firmware monitor, communication software and a cross-assembler that runs on an IBM PC or compatible. The entire system can be put together for around \$250.00; and way less than that if you are willing to raid your parts bins and do the construction yourself!

Keeping with the "hacker" spirit,  $\mu CEL$  is an open design. The controller has built-in features to make it easy to program and interface. The goal was to make the hardware and software both available and understandable.

 $\mu$ CEL's computer/controller can be used as a platform to learn about many aspects of embedded control and interface design, and can be literally embedded into your project! You can use the  $\mu$ CEL development system to teach yourself about:

**Hardware design:** How a microprocessor, clock, RAM and ROM and some "glue" chips combine to make a small computer system

Interface design: How to get that small system to interact with the outside world, using only a common plug board, a few external parts and some #22 solid

wire.

**Machine language programming:** How to hand assemble the CPU's hex instruction codes, hand-enter and run them using the  $\mu$ CEL monitor.

**Assembly language programming:** Writing code that the 65C02 microprocessor executes at the lowest level; developing that code using a Cross-Assembler that runs on a PC.

**Monitor design:** How small sequences of assembly language instructions can be combined to make subroutines.

These subroutines can then be combined to create procedures that mimic some of the operations used in high-level languages, such as **Pascal** and **Modula-2**.

**Assembler design:** How a high level language can be used to write a program that automates the generation of assembly language programs.

Development utilities: How a simple dumb-terminal program works.

How to up and download programs/data between the  $\mu CEL$  controller and a host computer. How to use a monitor to debug your assembly programs.

You don't need to let all this learning potential scare you. **µCEL** was designed so that you can be up and running very quickly. You can implement an interface design (such as the capacitance meter described later,) in an evening! From the above list, you can see that it is possible to explore embedded control and related topics in depth. The fun part of all this is that you can learn a little bit at a time. Stick with it, and you can find yourself designing and building some pretty sophisticated **PROGRAMMABLE** projects!

### System Overview:

#### The µCEL SBC65V1B controller

For a frame of reference, the **SBC65V1B** can be viewed as a 3.5" X 5.8" one slot "mother board" (that in many ways mimics the 'old' Apple II+) that uses an IBM compatible computer for its keyboard, disk drive and screen. Before you get too excited I'll add this disclaimer; This is **NOT** an Apple clone. It does **NOT** use any of the Apple's monitor routines. Your old Apple II+ assembly language program will require some modification before it will run on this board. Fans of the Apple II+ will probably find the monitor provided with the **SBC65V1B** easy to learn, and the routines easy to adapt to your particular application.

The "slot" for your interface is simple to use as well. This interface is called "**H-Buss**." (it kinda looks like an 'H') To make your interfacing task easier, the **H-Buss** includes buffered address and data lines, decoded select lines and various clock and control lines. You can implement that hot idea of yours and build-ityourself rather than buy-from-the-shelf. Along with some parts, all you need for small interfacing experiments is a commonly available breadboard and number 22 solid wire, and a good idea.

#### **µCEL TM System Features**:

## Size:

◆ 3.5" X 5.8".

**CPU:** • 1 MHz 65C02

#### RAM:

Jumper programmable 2K,8K, 32K.

#### Eprom:

Jumper programmable 2K, 4K, 8K, 16K, 32K OR 64K.

#### Components:

Uses common, readily available TTL 'LS' parts.

#### I/O:

- 8-individually programmed inputs
- 8-individually programmed out puts.
- Serial port with Xon handshaking, and user-programmable baudrate.

#### H-Buss:

- A "home builder" computer bus that receives an interface card.
- It is possible to create a tight and solid module measuring 2" X 3.5" X 5.8".
- It provides buffered address and data lines, extra decodes and clock and control signals for your inter face.
- Simple interfaces become much easier to breadboard, using a "3M" type plugboard and #22 (.025 dia) solid hook up wire.

#### XaMonV4B Monitor:

- More than 132 subroutines, using 4K of the Eprom address space.
- Contains routines to handle low level I/O operations.
- Includes interrupt routines, block memory moves, Ascii memory dump to screen, upload and downloading, entering data, manipulating and redirecting I/O from commands given by a host computer.
- Routines can be modified for use by Atari, Pet, Kim, Sym, Aim, and Apple II+ users not having the 65C02 processor chip.

#### Power:

◆ 5V @ 200-450 ma, depending on components chosen.

#### JAsm Cross assembler:

- Runs on IBM compatibles.
- Does not require a hard disk.
- Generates 6502 and 65C02 object code.
- Accepts source code created from any word processor or editor that can generate ASCII text files.

#### JTerm Software:

Use your IBM compatible to communicate with the SBC65V1B, "peek" and "poke" within the SBC's memory and registers, download and run your assembly programs and upload data from your SBC.

#### Documentation

Now that you have an idea of what is possible with this system, we will now discuss some of the things you will need to know to make the best use of  $\mu CEL$ . I have tried to make these explanations and this manual as painless as I know how.

## **Conventions and Terms**

#### **Signal Naming**

Before going into the details of the circuit operation, let's define a few conventions and terms. All signals in this discussion (except clock signals) will follow the following format:

**Signal Name . Assertion Level.** The signal name describes the function of the signal (what it does.) The assertion level describes what polarity the signal will have when it performs that function.

For example,

**Reset.L** performs the function of reset and will be asserted (L)OW when it performs that function. **Read.H** would perform a read function and would be asserted (H)IGH.

## **Numbering System**

The following number representations will be used:

- **Binary** base 2. Example 0011B
- **Decimal** base 10. Example 65535Z (the Assembler uses suffix "Z")
- **Hexadecimal** base 16. Example 0FFFFH (use a 0 before a hex number beginning with A-F)
- If no suffix is given, use the context of the text as your guide. The JAsm assembler's default is hex, so the suffix "H" is used only within this text and not within your source code text.

## Overview of the remainder of this Book

In **Chapters 3** through **Chapter 11** we are going to cover the hardware design and assembly of the  $\mu$ CEL SBC65V1B CPU I/O Module.

In **Chapters 12 - 15** we will discuss the  $\mu$ CEL monitor and development software. This includes a monitor listing.

To give you a flavor of embedded design, the section following **Chapter 1?** will discuss a simple capacitance meter interface.

Also included is a hardware netlist of the PCB used in the SBC65V1B computer.


## <u>Chapter 3</u> Block Diagram

.....

he **SBC65V1B** hard ware can be divided into the following sections:

Refer to the block diagram of Fig 1

- 1. Clock
- 2. Reset
- 3. CPU & buffers
- 4. Address decoding
- 5. Read/write logic
- 6. Memory
- 7. I/O and H-Buss
- 8. Eprom monitor.



## **General Observations**

#### **CPU Clock**

Synchronizes the entire system

#### **Baudrate Clock**

Synchronizes the uart (RS232).

#### Reset

Starts system at a predictable point

#### CPU

> Directs the reading and writing of memory and I/O in sync with the clock.

#### Buffers

> Allow more TTL input lines to be driven by the 65C02 CPU.

#### **Address Decoding**

> Provides the mechanism for selecting memory and I/O at the proper time.

#### **Read/write Logic**

> Sets the I/O data direction and proper read/write timing for the static ram.

#### Memory

> Provides a medium to store programs and data.

#### I/O

> A means by which you can communicate with the "outside world"

#### **H-Buss**

> Provides a convenient mechanical interface with the **SBC65V1B** module and your project.

#### **Eprom Monitor**

- Contains a program that is run every time you turn on power or press the reset button. This monitor also provides the mechanism for some elementary troubleshooting and also allows you to install your own program that will run after reset.
- Notice that devices such as ram, EPROM, get most address and data signals and a few control signals. Other devices such as buffers and I/O get smaller *combinations* of address, data, and control signals.
- Also notice that most of the timing is "built-in" to the address decoding. In other words, you won't get data from a device unless it is selected. You won't select a device unless the program you write *requests* that device by providing the *instructions* to do so.
- Also notice that memory is connected to the unbuffered CPU address and data lines, I/O to the buffered address and data lines.

# <u>Clock</u> Circuitry

.....

his chapter will discuss the clock circuitry.

## CLOCK

The 65C02 microprocessor, which will be referred to as the CPU (Central Processing Unit), requires a clock signal.

This clock signal is used to synchronize or pace all the operations of the CPU and its I/O. The 1 MHz clock **Fig 2.** is buffered by the 74LS14 inverter, U1f and presented to pin 37 of the CPU. The CPU in turn, outputs the clock as phase 1 and phase 2 on U12 pin 3 and pin 39 respectively.

Phase 2 is labeled CLK2. CLK2 is an important signal because all input and output operations of the CPU are referenced to this signal.

The SN2661 uart chip also requires a clock signal. Although a 5.068 MHz frequency is used to provide the uart clock, a 5MHz clock oscillator seems to work just as well.




Figure 2 -- CPU and Uart clocks.

## **Using Other Clock Speeds**

There are 65C02 parts that can operate at a clock rate of up to 8 MHz. The **SBC65V1B** was designed to operate at 1 MHz. The firmware timing routines built into the  $\mu$ CEL monitor depend on a 1MHz clock, although you might get twice the resolution at 2MHz.

It is possible to *experiment* with faster clock rates, but remember that you may have to 'tweek' the monitor's timing routines. This can be accomplished by using a frequency counter hooked to a toggled I/O bit. Use this bit to determine the accuracy of your firmware loops. You can achieve the desired accuracy by inserting NOPs and changing the value of the loop constants.

Also, the manufacturer makes no warranty on units operated at higher frequencies.

If you experiment in this direction, here are a few more things to look out for:

1) Make sure the access times of your EPROM and RAM are fast enough. At 8 MHz the CPU cycle time is only 125 nSec and your access time is less than that!

2) You may have to use faster glue logic, such as 74F138's, to get the con troller to operate properly.

3) Make sure you test your "new" board over the range of temperature that it will be used. As indicated elswhere, **DO NOT** use the **SBC65V1B** controller for anything *that could possibly endanger life or limb!* It is very unwise to depend on a computer of any kind for your ultimate safety! A better idea is to create a margin of safety that was not there before you entered the picture.

Always consider what would happen when something goes wrong (it will). Would you inadvertently get poked, pushed, smashed, prodded or hurt in any way?

Have fun, **pay attention**, and **be responsible and accountable** for what you are doing -good design <u>enhances</u> life! (off my soapbox) <u>Chapter 5</u> Reset

here are two devices on the **SBC65V1B** that need to start from a predictable, repeatable and known place. These devices are the CPU and the uart. The reset circuit is shown in **Figure 3**.




Figure 3 – Reset circuitry, power connector and decoupling capacitors. Note chassis grounding point.

When power is first applied, or when reset button S1 (or optional extern a **LO** level at the input of the TTL Schmidt inverter. When the switch is released, C1 will begin to charge through R1. The R1-C1 time constant determines how long a "1" or **HI** will be present at the output of U1c, and a "0" at the output of U1d. These signals reset the uart and the CPU respectively. When C1 has charged to approximately 2.0 V, the input to the inverter will "see" a "1," and the outputs U1c and U1d will revert to their resting states, "0" and "1."

When **Reset.H** asserts, it initializes the state machine inside the 2651 uart chip.

**Reset.L** initiates the CPU's starting point. You may have observed your personal computer going into "Na-Na-NooNoo Land" for no apparent reason. Depressing the reset button gets the CPU back to a point where it can "start over." Reset, signals the CPU to grab a special address out of the EPROM monitor and begin executing the program pointed to by that address. Special addresses such as these are called vectors and will now be discussed in more detail.

## Vectors

A vector is a fixed location in the memory map of the 65C02 processor that the CPU accesses under any of the following conditions:

1) Reset button is pushed or power is turned on.

2) A non-maskable hardware interrupt (NMI) is asserted.

3) A maskable hardware interrupt (IRQ) is asserted.

4) A non-maskable software interrupt (SWI) is asserted.

Each type of vector occupies 2 bytes of the memory map, and are used to contain the address of the routine that you want to execute when any of these conditions are present. IRQ and SWI share the same vector. Only the reset vector will be discussed at this time.

### Sequence:

1) Reset button is pushed.

2) CPU loads the 2 bytes at the vector locations 0FFFA and 0FFFB into its program counter.

3) CPU jumps to the routine pointed to by the vector and begins executing the code found there.

The **XaMonV4B** monitor vectors, point to locations in RAM. These RAM locations are initialized on power-up and point to reset and interrupt routines located within the monitor.

You can install your own vectors, making them point to your own routines in RAM for all interrupts. If you want to change the EPROM vectors, you must do so by burning a new monitor EPROM with those new vectors.

## CPU and Buffers

ach output pin on the 65C02 CPU has the capacity to drive only one TTL unit load. That

means you can drive the inputs of one TTL or approximately two TTL-LS gates. Try to drive more loads than the CPU can handle, and you have an erratic or non-operating 65C02.

We buffer the address and data lines because we will be using them for the I/O interface. The address lines are buffered using U9 and U10. The enable lines to these 74LS244's are tied **LO**, hence the buffered address line signals are always present to the H-Buss interface J12 and J13.

U14 is a 74LS245 used to buffer the CPU's bi-directional data lines. R.L/W is used to control U14's direction line. When the direction signal is **LO**, data is read from the interface bus into the CPU. When the direction line is **HI**, data is written from the CPU out to the bus. Notice U14, pin 19 of **Figure 4**, labeled IODataEnable.L. Bus data is enabled (turned on) ONLY when this signal is asserted LO. This signal is low during I/O operations only. In **Chapter 7** you will learn how **IODataEnable.L** is created.

When you design your own interface, you will want to ensure that you don't put interface data onto the bus at the wrong time. For example, two interfaces trying to put data onto the bus at the same time would create a jamming condition called *bus contention*. Bus contention locks up the CPU and stops execution of the program. If your CPU I/O module will not boot when your interface is plugged in, this may be your problem.

For simple experiments, you can avoid data bus contention by using the **SBC65V1B**'s ready-to-use I/O select signals to drive your interface.

Another potential source of trouble is exceeding the drive limit or fanout of the data or address buffers. Consult the electrical characteristics table in your TTL data book (IIH and IIL) for the IC's you are planning to use.

The built-in address buffers can handle from 10 to 20 unit loads of their own series (such as 'LS). This means you can use an **H-Buss** buffered address line to drive up to 20 LS inputs on your interface. If you use some other logic family for your interface, be sure you have enough buffering to handle the loads encountered. For example, a 74LS00 nand gate input consumes about -.4 mA of current while the signal driving that input is low.

On the other hand, a 74S00 input consumes -2 mA, or about five times as much input current as an 'LS00 input!

Let's calculate.

- 20 74LS00 input loads @ -.4 mA ea = -8 mA.
- ► A 74LS00 can provide up to 8 mA output.
- ► A 74S00 input requires -2 mA.
- ▶ Therefore a 74LS00 could only drive 4 74S00 inputs!
- Fanout = -8mA/-2mA = 4.




Figure 4 CPU and Address Buffering

## <u>Chapter 7</u> Address Decoding

Address decoding is the process of intercepting the address line signals generated by the

CPU and using them to create control signals that enable memory or I/O devices. You may be asking yourself "what causes the 65C02 CPU to generate an address on these lines?" Good question! Actually, the CPU will present an address (generate signals) on its address pins each time it executes *an instruction of a program*. This can be a program in the EPROM (*firmware*), or a program you have downloaded into ram (*ramware*).We will discuss programming in more detail at a later time.

The 65C02 CPU has the capability of addressing 65,536Z different memory locations. Each of these locations has an address, just like each house in your neighborhood has an address. Instead of a house number, we represent each memory location with a 16 bit address, whose signal lines are labeled A0-A15. These 16 bits can also be represented by a four hex digit number in the range 0000H to FFFFH.

For a description of hex arithmetic see *Radio Electronics* May 1981 pg 46 and Aug 1984 pg 54.

The **SBC65V1B** controller uses *memory-mapped* I/O. This means you can locate input and/or output anywhere from location 0, to location 65,529Z (remember, in this text the "Z" suffix represents a decimal number). The last 6 locations of the memory map are used for vectors. Notice the vertical rectangular column of **Figure 5**. This memory map (sometimes referred to as an address map) is used to graphically represent the partitioning of RAM, I/O and EPROM in the CPU's address space.

Hexadecimal numbers will be used to describe addresses that the CPU can reference (access).

Note that location 0000H is at the bottom of the map and location FFFFH is at the top.

"Gotcha:" some data books represent the low-address portion of the address map at the top. This format is probably used to mimic a printed program listing .

The entire map consists of FFH (256Z) pages, each page containing FFH (256Z) locations. 256 X 256 = 65536, or 0 to 65535.

## **Memory Map**




Figure 5 System Memory Map

Please refer to the memory map in **Figure. 5**. Every 256 bytes of system memory is known as a *page*.

The first chunk of 256Z locations is called *page 0*. The designers of the 65C02 created a special way for the CPU to access up to 128 16-bit registers, the *zero-page addressing mode*.

The next page, *page 1*, is also important because of its connection to the hardware. This page is used by the CPU for a stack. A stack is a mechanism that allows the CPU to use part of the sbc's memory as if it were part of the CPU itself. You will come to appreciate the stack when you get into programming.

- 1) Part of page 2 is used to hold system monitor variables and pointers.
- 2) All but the first 32 bytes of Page 3 are open for use as *buffer* space.
- 3) I/O (Input/output) for the SBC65V1B is located on page 4.
- 4) Program or data memory (RAM) begins at Page 5 and continues to location 7FFFH.
- 5) Eprom starts at location 8000H and continues to the top of the memory map FFFFH. Another way of looking at this map is 32,768Z locations of RAM memory with Page 4

"stolen" or "sacrificed" for I/O which is not used to hold programs. What remains is 32,768Z locations used for EPROM memory.

We have almost half the memory space used for RAM and the other half as EPROM. Now we will now discuss the actual address decoder design.

#### Table 1 Address Table

For RAM that range will be From 0000H To 7FFFH. FROM 0000H AddressHex 0 0 AddressBin 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address line A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 TO 7FFFH F AddressHex 7 F F AddressBin 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Address line A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 For EPROM that range will be From 8000H To FFFFH. FROM 8000H AddressHex 8 0 AddressBin 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Address line A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 TO FFFFH AddressHex F F F F AddressBin 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Address line A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 For I/O we will take a "chunk" out of the RAM space, FROM 0400H TO 04FFH FROM 0400H AddressHex 0 0 0 AddressBin 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 Address line A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 TO 04FFH AddressHex F F 0 AddressBin 0 0 0 0 0 1 0 0 1 1 1 1 1 1 1 1 Address line A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 ٨ MSB LSB

## **Decoder Design**

Please study **Table 1**. Notice that each address line is actually a signal that can be either **HI** or **LO**. These binary values are used for the inputs of the address decoding circuitry in **Figure 6**. You can *statically* test an address decoder circuit without a CPU, by presenting Vcc and ground (**HI** or **LO**) to the appropriate pins of your design!

**Step 1** of this address decoder design process is to decide where RAM, EPROM, and I/O are to reside in the CPU's memory map. These devices could be placed anywhere within the map, but there are **SOME** CPU requirements to be satisfied: Again, page 0 and page 1 need to be in RAM. The top 6 locations of Page # FF are used for reset and interrupt VECTORS and should reside in EPROM.

The memory map of Figure 5 represents the memory layout we will design.

Looking at this memory map we can get a picture of what we want our decoding hardware to do. We want to create 3 control signals. Only one of the following signals will be asserted per CPU instruction.

(1) will select (turn on) the RAM when the CPU executes instructions accessing addresses in the range 0000-03FFH and 0500-7FFFH.

(2) will select the EPROM when the CPU references the 8000-FFFFH range.

(3) will simultaneously select the Input/Output circuits when in the address range of 0400-04FFH and *inhibit* (turn off) the RAM and EPROM.

For example, an instruction to load the CPU's accumulator at location 1000H "LDA 1000" would do the following:

- 1) The CPU would form the address 1000H on its address lines A0-A15.
- 2) These address lines are connected to the address decoding circuitry, generating a *memory select* control signal.
- 3) This signal would cause the RAM to be selected, hence only RAM program/data would be available to the CPU during that particular instruction cycle.

#### Summarizing by example:

- LDA 0500 instruction sequence would activate the RAM,
- LDA 8000 would activate the EPROM,
- LDA 0400 would activate the I/O section and simultaneously de-activate the RAM and the EPROM.

**Step 2** envolves visualizing the address bits A0-A15 (signal lines). Referring to **Table 1**, note that the most significant bit (MSB), A15 is on the left, and A0 (LSB) is on the right. In this way we can represent the address in both Hex and Binary. Since we are dealing with a *RANGE* of addresses, let's start by representing the first and last address of each range.

**Step 3**, we make observations about our address ranges, and use the bit levels (HI or LO) present at each address line in those ranges to generate the select signals we want. **Figure 6** shows the schematic of the **SBC65V1B** decode circuitry. First we will focus on the control signals for the RAM and EPROM, then the signals for the I/O circuits.

Here are some observations that can be made from **Table 1** above:

A15 is *always* LO ("0") when RAM is being referenced.

A15 is *always* HI ("1") when EPROM is being referenced.

A8-A15 do not change when I/O is being referenced.




Figure 6 Decoding CPU Addresses

If we didn't have any I/O, our decoding task would be easy. We'd only use A15 to control the RAM's chip select line, and use A15 (inverted) to control the EPROM's select line.

A controller without I/O would be boring, so we modified the "A15" idea to include a provision for disabling both RAM and EPROM during I/O operations. U15 and U13 are used to intercept the upper 8 (A8-A15) address lines from the CPU and create a SBCIOSeI.L signal. This signal is buffered by U15d AND gate wired as an inverter. The LED will light any time the I/O 'chunk' of memory space is accessed. This will provide us with an indication of when our program is accessing I/O, and let us know if our CPU is running.

#### We can use **SBCIOSeI.L** to do two things:

 We can use this signal to inhibit RAM and EPROM when I/O is selected. We accomplish this using U3a, U2a and U2b. The two inputs to U3a are normally HI. Any access made to either internal or external I/O will cause the output of U3a to go LO. This signal is named IODataEnbl.L. This will force U2b and the EPROM from being selected.

**IODataEnbl.L** is also used by the I/O data buffer U14 to enable data between the CPU and the I/O circuitry. No data goes to or from your interface without this signal.

The U3a pin2 input labeled **ExtIOSel.L** can be a nice feature. This input allows you to disable RAM and EPROM with a signal from **YOUR** interface. So if you don't like the memory map on the **SBC65V1B**, you can layout **YOUR OWN**! You do this by AND'ing the select lines from your interface, (yes, from your *own* decoding circuitry) and presenting the resulting signal to **ExtIOSel.L**. A typical use for this feature is to relocate I/O to a different part of the map, for example I/O to C000.

2. We can sub-divide the address lines within the I/O range 0400H to 04FFH to provide smaller I/O 'chunks' that we will later use to control different parts of the **SBC65V1B** controller. We use the 74LS138 decoder chips to do this. The 'LS138 has 6 inputs and 8 outputs. 3 of the inputs are called enable lines, and the other 3 inputs are select lines. The signal at pins 4 and 5 have to be asserted LO and pin 6 asserted HI in order for the chip's output to be enabled (on=asserted LO). When the chip is enabled, the signals at pins 1,2 & 3 deter mine which output will be on. If 000 is presented to pins 1,2 & 3, output Y0 will be asserted LO. A 111 presented to those same lines will cause output Y7 to be asserted LO.

The chip U4 is unique in that we use our **SBCIOSeI.L** control signal and the system clock to gate this LS138 on. This insures that data from your interface circuits is presented to the CPU **ONLY** when the CPU is ready for your interface's data.

In summary, the upper 8 address lines give us our 'yes-it-is-I/O' coarse select. That address range is divided into 4 chunks of 64Z addresses. Three of these chunks are available to be used for *your interface circuits*. The next stage divides the remaining chunk of 64Z into 4 chunks of 16Z, and the last stage takes one of the chunks of 16Z and further divides that into 8 chunks of 2, which are available to you.


You may be wondering why these select lines are divided the way they are. For example, the Uart serial chip has several registers that we will want to access. If we were planning on having no other I/O, we could use the **I/OSelect.L** signal and our decoding chore would be complete. No fun!! We would be 'wasting' too much of the I/O space. So instead we use a 1 X 16Z select line. Therefore we have sixteen addresses to use to access the registers within the uart.

Remember, ROM or RAM is selected when there is no I/O being accessed, as determined by address line A15.

Another way to envision these locations is to compare them to a post office. Imagine a post office with 65,529 post office boxes numbered 0 to 65529. The post office box *number* would be the address and the *contents* of that box would be the data (the mail).

## Chapter 8 Read Write Logic

here are two fundamental CPU operations, reading and writing. The CPU is either reading or writing data or reading an instruction. Please refer to **Figure 7.** 



#### Figure 7 Read/Write Logic

When the CPU executes a read instruction like

#### LDA 7000

the signal R/W.L goes HI, indicating a 'read' instruction. CPU instructions such as LDX, LDY and PLA all generate a RD.H signal at U3c, pin 8. When the CPU executes a write instruction like

#### STA 7000

'write' instruction. CPU instructions such as STX, STY and PHA all generate a WR.L signal at U2d, pin 11.

It may serve you to recognize that read and write is relative to your reference point. For this discussion, *the reference point is the CPU*.

A read means instructions or data goes *into* the CPU and a write means that data goes OUT *from* the CPU. Later we will describe the details of the I/O hardware when we look at the software that drives the hardware, hence the term, software **driver**.

The R/W.L signal coming from the CPU U12, pin 34 is buffered by an AND gate, U3d. The output of U3d pin 11 is also AND'ed with CLK2 from the CPU pin 39 at U3c to create a read control signal, RD.H at the output of U3c, pin 8. Buffered R/W.L is inverted by U2c, and presented as an input to U2d. This signal AND'ed with CLK2 creates a WR.L signal used by the static RAM during its write operations.

BR/W.L is available at the H-Buss J12 pin 16 as is R.L/W on J13 pin 25.

R.L/W is used by the uart U18, pin 13 and for data direction control at U14 pin 1.

## <u>Chapter 9</u> Memory

he memory interface was designed so that you could select from many sizes of static RAM

and EPROM. There are four jumpers for the RAM, and six for the EPROM. The table above each memory component describes how the jumpers are set for different types of memory. '**O**' stands for open (no jumper) '**S**' for shorted (jumper present).

For example, Let's say we want to use an 8K X 8 static RAM; a 6264. Reading from the chart below (**Figure 8**) you can see that J4 and J11 get a jumper and J5 and J10 do not. Jumpering the EPROM is similar, only there are more sizes of memory to select from.

Jumpers J2 and J3 are only used with the 64K X 8 EPROM as a bank select. Shortly we will show you how you can connect one of the output bits from the uart to control what 32K bank you use.

If you do not have any of the plastic block-style jumpers, you can simply wire wrap the header pins together to make the short. Leave them alone for the open.

## **Bank Selecting the Eprom**

Bank selection makes it possible to use a 64K X 8 Eprom for U8. The **SBC65V1B** can only access 32K of Eprom at a time. Therefore, to use a 64K Eprom we must divide it into two 32K X 8 chunks.

Let me remind you that your CPU may stop dead in its tracks if you fail to initialize all the key variables in your program, or you call a monitor routine before having first copied the monitor into each 32K portion of the EPROM. What I'm saying is that using bank switching in order to have a very long program is possible, but takes some thought.

A simpler approach is to consider the low 32K as "application 1" and the upper 32K as "application 2."

First copy the monitor into F1DE to FFFF of the Eprom, using an Eprom burner . Don't forget to include the 6 bytes of interrupt vectors at FFFA-FFFF.

Next, copy the monitor's object code again, at Eprom locations 7000 to 7FFF. The 6 interrupt vectors go into locations 7FFA-7FFF.

Now by tying U18 pin 23's signal (RTS) PN4 to memory jumper J1, PN1 with a wire wrap wire, you can use the Monitor routines' **SetRTSBitLo** and **SetRTSBitHi** to switch between applications via **SOFTWARE** (actually your firmware or ramware)!

Maybe you can think of some clever new use for this feature.




Figure 8 Ram and EPROM Bank Selection

## <u>Chapter 10</u> Input/Output

he **µCEL SBC65V1B** comes with two types of Input/Output (I/O), digital and serial.

## Digital I/O

There are 16 bits of digital I/O, eight bits of input and eight bits of output. Each of these I/O bits has an unique address so that your source code can be more readable. For example, you could label an input bit TableLimitSwitch1 or an output bit could be labeled StepperMotorOff. The capacitance meter interface included in this documentation has an example of I/O bit utilization.

Refer to **Fig 9**. The 8 bits of input are provided by U16, an 74LS251. Each of the input bits is pulled-up HI by RN2. You address these inputs 0420 for bit 0 and 0427 for bit 8. Notice that the data bit goes to BD7. You can use the following sequence of instructions to read bit 0:




Figure 9 Digital I/O

```
CONSTant section
IgnitionSwitch ADR 0420.
CODE SECTION
```

LDA IgnitionSwitch

- BMI testOne
- BPL testTwo

The 8 output bits are provided by U19, an 74LS259 addressable latch. If you want more driving current, a Signetics NE5090 can sink up to 150 ma per bit. This is sufficient current to drive a small relay.

There are two address ranges for this device. To turn bits 0-7 off, use 0410-0417. To turn bits on, use 0418-041F. Notice that your program can use offsets:

```
CONSTant section
BitOn ADR 0410
BitOff ADR 0418
CODE SECTION
STA BitOn+1 // comment turn bit 1 on
STA BitOff+7 // turn bit 7 off
A reference to 0406 or 0407 will clear all the outputs to a '0'.
```

## Serial I/O

Serial communication is handled by the 2651 uart chip U18 and the MAX232 (see **Figure 10**). The MAX232 U20, is a RS232 buffer/driver chip that uses a charge pump to generate the +/-10V RS232 levels. Consequently, the only power source needed is +5V. Hardware handshaking bits are available for you, but are not yet used by **JTerm**, the terminal software.

There is one general purpose input bit on the uart which is used to provide a self-test feature on the **SBC65V1B**. This bit is connected to **J15**. See **Figure 11**.

When the jumper **J15** is shorted, the SBC will run a test program upon being reset. If the jumper is not present, the SBC will run the monitor program.

A diagram of the IBM serial connections are also provided for you in **Figure 10**. Notice that the IBM pin outs for both the 9 pin and 25 pin "D" connectors have been included.




Figure 10 Serial I/O

**J14** is present so that you can write a serial interrupt routine, using the uart's interrupt pin. When you connect **J14** (short it) you tie the uart's interrupt U18 pin 14 to the maskable software interrupt (**IRQ**) pin 4 of the CPU.

After you have learned to write your own programs, it will be possible to burn an EPROM containing your program. You will need an EPROM burner. Your program can replace the test program. All you will have to do to run your program (after you burn it into EPROM) is to turn on power! More will be said about this in **Chapter 12**.

\*There are some excellent books on serial communications. The details of which are out of the scope of this manual. Go to your local college library for more details on this topic. The 'nitty-gritty' of the 2651 uart will be described in a future interface note.

The routines for initializing, reading and writing to the uart are provided in the monitor **XaMonV4B** described in **Chapter 12** and listed in **Chapter 13**, lines 449-517 and 544-559.

## **H-Buss**

It's alot more fun when a single board computer provides some form of "expansion". This allows you to design your own experiments and plug them onto the **SBC65V1B** cpu I/O module. This feature is facilitated by the *H-Buss* (Figure 11), using "3M"-style plug strips. There are 72 positions on this bus, 36 per side. You can achieve different mechanical configurations depending on the size and polarity of the header strips you choose (see Figure 14). Regardless of the configuration you choose, the end result will be a nice tight rectangular 'block' of circuitry.

Another option is to lay a common plugboard breadboard on top of the SBC module, and make interface connections using #22 solid (.025 dia) hook up wire. You can obtain signals from the H-Buss by merely plugging a wire for each signal desired, into **J12** or **J13**.

An example of this technique is provided with the capacitance meter interface, included later in this manual.

Another I/O option available to you is the 20 pin header J16. You can use this header to get to the SBC's I/O resources. This header allows you to access Vcc and Gnd, the 16 bits of digital I/O, and serial transmit and receive. This makes it easier to connect to external relays, switches, etc.

This header can be basis for an expansion board series for the **SBC65V1B** module.

A lot more can be learned about I/O by using it! The application notes included with this manual should help you.




Figure 11 H-Buss

## Chapter 11 Assembly and Test

f you have a rough time soldering or you have not undertaken a project of this scale, you may

. . . . . . . . . . .

want to obtain the complete and socketed PC board offered on page . If you solder your own board, get some **Kester 2331** water soluble flux and Kester organic solder QQ-S-571 SN63PB37 (66 331). Another good alternative is the rosin-based Radio Shack part no. 64-009 solder.

After soldering, the 2331 flux residue comes off with warm tap water and a toothbrush. The flux residue from rosin based Radio Shack solder does not.

An important note concerning the 2331 flux, it is both corrosive and conductive, so be sure to wash both sides of the pcb, and do **NOT** use this flux system with phenolic-based pc boards or breadboards. The flux will soak into the paper base and create some **WEIRD** problems with circuit operation!

Sockets are highly recommended, especially for the first SBC you put together. All IC's on the **SBC65V1B** prototype were socketed, except for the two clock oscillators. Once you have an SBC running, the sockets provide a convenient means to test parts for later SBC projects.

Begin by soldering all the sockets. First, insert the socket onto the pcb. Then make sure that you do a visual check of the socket pins on the solder side of the PCB, **BEFORE** you solder the socket in. Insure that all socket pins are poking through the PCB and that you haven't invariably "folded" a pin under the socket (on the component side of the PCB). A little care at this stage of the project will save you alot of troubleshooting time later.

Next, install the push button switch, power connector and the headers. A special point about serial connector DB1; you are using the 'solder cup' connector as a surface mounted component. Carefully press the edge of the pcb between the two rows of pins on the connector, lining the connector pins up with the solder pads on the pcb. For correct orientation, the top row should have five pins (top or component side) and the bottom row should have four pins (on the solder side). When soldering, give each pin just enough heat so that the solder 'wicks' up on each side of each DB pin. If you do not want to use the 'D' connector, you may solder the wires from your serial cable directly to the holes provided for each connection. Should you take this route, be sure to make the appropriate connection for transmit, receive and ground, and also leave room for the jumper wires JW1-JW5. The SBC's 'transmit' should be connected to the host computers 'receive' and vise-versa.

The LED and remaining passive components should be soldered next. The two tantalum capacitors C1 and CD1, the LED, as well as the four electrolytics C20-C23 are *polarity sensitive*. Use the '+' marks on the silkscreen legend as your guide. The arrow on the electrolytics usually points to the '-' lead, so *pay attention* to what your doing! The 'flat' part of the LED denotes the cathode. Save yourself some trouble by installing these components correctly! Using the lead clippings from your capacitors, form three short jumpers to be used for JW2, JW3 and JW5. DO NOT install JW1 or JW4. JW1 and JW4 are provided for the uart hardware handshaking signals. They will not be used at this time (they may come in handy later). By making a 1/4" or so loop on JW5, you can have a nice place to clip a logic lead or alligator clip. Use the '-' end of C20 for the Vcc connection to your logic probe.

Now install the **H-Buss** headers J12 and J13. You have several possibilities. here. You can solder these connectors either from the component or solder sides. If you mount these connectors on the solder side of the PCB (soldering on the component side), you can use the **SBC65V1B** as a module that can be plugged onto another printed circuit board. If you mount the connectors on the component side (soldering on the solder side), you can rest a 3M-type plugboard on top of the SBC for the breadboard experiment that will follow.

Once the soldering is complete, and the pcb is washed and dried (if you used the 2331 flux system) you can now plug the IC's into their sockets. There are a couple of "gotchas" to look out for. Notice that pin 1 for each IC does not face in the same direction or orientation. The main culprits are the RAM and EPROM. There are two clues you can use to insure proper insertion:

1) the 'U-hump' on the silkscreen and

2) the square pc board pad on each IC denoting pin one.

The IC manufacturers either put a 'notch' on the plastic at the pin-one-end of the IC or a 'dot' next to pin one. Also, if you are using the 2K RAM or EPROM, always plug the IC such that the ground (pin 12) is connected. The programming jumpers J1-J11 take care of the remaining connections. Study the pc board layout silkscreen (Found in the **Appendix**) if you have any doubts.

## Cables

After your SBC is completed you still have some work to do. You need to buy or make two cables. One supplies Vcc and Gnd and the other connects the serial communication port to talk to your PC or dumb-terminal. A standard 9-pin monitor extention cable works well for the serial connection to a laptop and some AT's. If your connectors do not match up, it may be possible to buy cables with the required ends and use gender changers to finish the fit. The cable needs to have a male connection on SBC end, and a female connection on the PC end. If you make your own, you need some cable that has at least 3 conductors. Five conductors are required if you also want to include the uart handshaking signals. The power cable is a little tricker. It takes some patience and care to successfully crimp the Waldom terminal pins to the wire, and then insert the pin into the corresponding terminal housing. The 'lip' of the pin fits into the slot on the housing. Remember to watch your polarity's so that Vcc and Ground are not crossed. Bad connections makes *fried* chips!

## **Check Out:**

There are a few things to check out before powering up your SBC. Use an ohmeter or a low-power continuity checker to insure there is no short between Vcc and ground.

Next, insure that all the polarity sensitive components have been installed correctly. Check your power connector to insure that Vcc and ground are headed where they belong. +5V and GND is marked on the silkscreen of the PC board on the component side. Look at each IC and make sure pin 1 is oriented in the socket correctly.

One common problem is created by bending an IC pin upon insertion into the socket. This bent 'horses leg' usually will either poke out of the socket edge or 'wing' out. At other times you may have to lift the IC slightly with a screwdriver blade in order to spot the offending bent pin. The last step is to install a shorting jumper on J15. J15 signals the SBC to run a test program upon power-up.

Once the initial visual check out is complete, you may power up the SBC. If nothing smokes, that's a good sign! If the SBC is operating properly, the LED will flash once every two second or so .

## Operation

Hook up the serial cable. The female end of the cable will plug into your PC's 9 pin serial connector, the male end into the **SBC65BV1B** female connector. Power up the SBC and run **JTerm**, the terminal software on the PC. If you have J15 shorted, you should see a '1' printing to the PC's screen with every flash of the SBC's LED.

## Troubleshooting

A voltmeter and a logic probe are indispensable for fault-finding. Most of the suggested checks involve the use of the logic probe. Read your logic probe manual for suggestions on how to enterpret what you are seeing on the logic probe's LEDS.

First check the power and ground connections for all chips with a voltmeter (+/-.5V.) Check every pin for 5v and ground using a logic probe.

Press the reset button S1 and check the reset signals for correct action. Pin 40 of the CPU is normally Hi, and goes Lo during reset. P 21 of uart U18 is normally Lo and goes Hi during reset.

Check the clock signals. Insure clock is present everywhere it is supposed to be, and that it is the correct frequency. If you do not have a scope or frequency counter, you will just have to trust what is "on the can."

Check the enabling signals on the decoding circuitry and buffers for proper polarity. Check the R/W.L lines for activity.

Check the address and data line for activity. If no activity is present with a given signal, depress the reset button while monitoring the "dead" signal. If your 'pulse' LED on the logic probe doesn't at least blink, that signal line has a problem.

If the SBC is running a program (even a bad one), the address and data lines will be very busy. You can easily determine if each signal of the address and data buffers are correct. For example, if you are looking at signal line A0, if the input-side of the buffer causes your probe's pulse LED to blink, but the output of the buffer does not, you have a problem with the buffer. If there is no activity on any of the lines you may have to go to a power-off netlist ohm check.

With the CPU and memory removed, and power off, apply a logic '1' to each of the 16 address bits at the CPU socket. Check to see that only the indicated bit is asserted HI by monitoring any convenient point at another socket with the same signal (like A0). Now use a logic '0' and perform the same test. This technique works equally well with the data lines. If you make more than one of these SBC's, you can use the extra one to drive each signal of the device under test (DUT) under program control. You can make your own automated test equipment (ATE)! When you learn how to interface your **SBC65V1B** this idea should become more apparent to you.

## **Using the Netlist for Trouble Shooting**

A net list containing every connection on the **SBC65V1B** can be found at the end of this chapter.

The signal names are itemized on the left of the page, and the connections follow to the right.

This list can be handy when you suspect a particular line has gone awry. If you have wire wrapped your SBC, you can use the netlist to check your connections. Otherwise the net list makes a convenient way to trace signals on the SBC with your logic probe.

## **Common Errors**

Here is a partial list of some of the things that can go wrong:

- ★ solder blob shorting two or more pins
- ★ incorrect orientation of IC in socket
- ★ polarity-sensitive part installed incorrectly (such as the LED)
- ★ socket pin bent before socket is soldered onto pc board, thus creating an open between the IC and the pc board
- ★ IC pin bent while inserting into socket
- ★ wrong IC installed in a given socket location
- ★ electrically or electrostatically damaged IC
- ★ jumpers J1-J12 incorrectly programmed or missing
- ★ 6502 used in place of a 65C02 (use only a 65C02)
- ★ CPU reset or interrupt vectors incorrectly burned into EPROM
- ★ clock oscillator wrong frequency
- ★ poor solder connection (usually cold)
- wrong logic family of TTL part used (start with TTL-LS; once you have your SBC working, then you can experiment with other families)

## Hardware vs software implementations

You may have heard the terminology "implemented in hardware" or "implemented in software." What this means is that there are many applications that can be realized by using either hardware (electronics parts) or software (code).

For example, say you wanted to generate a pulse every second. A hardware implementation might use a 555 timer wired as an astable multivibrator and 'tweaked' until it outputs the desired pulse. A software implementation might consist of a software loop that calls a subroutine named '**MilliSecDelay**' 1000 times, then turns an output bit on, then off via software.

Yes, you still use some hardware (the output bit) but you've replaced all those temperature sensitive and space consuming circuits with a few lines of a *program*. The decision as to which approach or combination of approaches to use is up to you.

If you don't give yourself enough hardware on your interface project, the software might be overly difficult to write, or your response time may be too slow. If you use more hardware, your program may be easier to write (*if you think ahead* in terms of **BOTH** hardware & software), but your project might cost more than it needs to, or take up too much room on your pc board.

Concerning *cost of implementation*; there is both a time and money cost to every circuit you build. It is not wise to write a thousand lines of code in order to replace a single IC when you are only building 1 or 2 pcbs. On the other hand, the picture changes when the numbers get into the hundreds and thousands.

Make the best decision you can! You may find it fun to play with the extremes on this issue with a few simple projects, and get a 'feel' for the versatility you can achieve by using both hardware and software creativity.

## **Cross Assembler**

By using the 65C02 instruction set and a lot of manual 'elbow grease,' it is possible to hand -write a sequence of instructions to make your project "do something."

This can be useful in getting you down the learning curve, but a hand programmer's life gets more difficult as the programs get longer.

The assembler "**JAsm**" mentioned in **Chapter 14** runs on IBM PC/AT compatibles. It generates 6502/65C02 code. This code will not run on the PC (wrong processor) hence the term Cross-assembler. The **SBC65V1B**'s CPU uses instructions in the form of HEX codes that are one to three bytes long.

For example, store the accumulator

STA

is HEX 85 in the page zero addressing mode.

Keeping track of all these codes can be a real pain, so instead we use the cross-assembler to generate the codes. **JAsm** also allows you to define memory locations and subroutines by giving them identifier and label names. The object code can be output in both binary and ascii file formats. A more complete description of the use of this assembler can be found in **Chapter 14**.

If you are using a different controller/computer than the  $\mu$ CEL SBC65V1B, you can still generate code for your target using the **JAsm** cross assembler, providing of course that the target processor is a 6502 derivative.

#### **IBM** serial interface

The cross-assembler will work fine on an PC without a serial port, but you won't be able to download your assembled code into the **SBC65V1B** using **JTerm**.

To enter a program using a dumb terminal, you will have to look up the 65C02 instruction codes in the **XaTestR** listing, and then hand- enter the codes using the **XaMonV4B** monitor, and hand-compute all relative jumps.

You can hand-compute relative jumps using the following:

O = Offset	(adjustment)
------------	--------------

D = Destination address

PC= Program Counter

#### Forward computation Example:

					-	
F1F0	5A		Pop	PHY		
F1F1	<b>A4</b>	E6	I	LDY	StackPointer	
F1F3	FO	04	I	BEQ	pSkip	
F1F5	C6	E6	I	DEC	StackPointer	
F1F7	<b>A4</b>	E6	I	LDY	StackPointer	
F1F9	в1	E4	pskip	LDA	(StackAdr),Y	
Calcula	ations	51				
o =	D	-	PC			PC + 4
	F1F	9 –	F1F5 = 0	04	Therefore the BEQ instruction is	F1F3 F0 04

#### **Backward computation Example:**

F2EF	20	E4	F2	Dela	aySecs	JSR	Delay1Sec
F2F2	CA			I		DEX	
F2F3	D0	FA		I		BNE	DelaySecs
F2F5	60			I		RTS	
Calculations:							
0 =	-П	<b>⊢</b> 1 ∩ (	٦н	_	PC		

O = D + 100H - P

(F2EF+100H) - F2F5 Therefore the BNE instruction is F2F3 D0 FA To download a file into the SBC65V1B, you can either use the down load feature of **JTerm**, the terminal program included with the assembler, or you can write your own downloader. The protocol for the download is simple and mentioned in **Chapter 15**.

## **Optimizing power consumption**

It is possible to minimize power consumption by sorting through various IC chips and determining how much current they are using. The simple adaptor in **Figure 14** can be used to accomplish this. The power hungry chips are the 2651 uart, the LS245, the LS244's, the LS138's and the EPROM. For example, the 2651 uarts varied in current consumption from 45 to 85 ma. By using a 74HCTLS245 instead of a 74LS245, you can reduce the current consumed by about 55 ma! Not all TTL families will work with this design.

A good approach is to get your board working using TTL-LS parts, and then begin experimenting with HCTLS or other TTL family parts.

Why would you even be interested in current usage? There is probably no reason if you are using a dc power supply that is plugged into the AC line. If you are running this board off of a battery source (remember, go above 5.5 V max and you fry chips), then the less current you use, the longer your nicads, fuel cell, etc. will last. A 4 AMP/HR battery will last you 20 hours or so at 200 mA/ hr, and only 4 hours if you are drawing 1 amp.

The author's prototype uses 315 mA, equating to about 12.7 hrs of battery use time using heavy duty 'D' cell nicads. Future designs will use more CMOS parts, even though they are often harder to get.

## DISCLAIMER

The  $\mu$ CEL  $_{M}$  SBC65V1B controller was NOT designed to be used to control anything involving life or limb. So please don't use it to control aunt Marta's kidney machine!

The space shuttle uses four computers! Three of them talk to each other and 'vote.' The outcome of the vote determines the action taken. The fourth computer is used as a spare.

This redundancy is an acknowledgment of a nasty reality; a glitch in power or a faulty instruction can send your program into some not-so-funny place and send a robot arm flying at you--or fail to shut off a critical valve, etc.

Embedded control can be extremely useful, productive and safe...but you have to be conscious and responsible for how you implement computers into your equipment or invention! The life you save may be your *OWN*!

## Limitations

Depending on your point of view, there are lots of interesting applications for this controller. It may be your ticket to replacing that Apple II you have tied up doing some simple control task. I wouldn't want to waste the **SBC65V1B** controller by doing Word processing, or any other task that is best done by a general purpose computer.

There is no watch dog timer on the **SBC65V1B**. That means if your power glitches, or your program goes off into "Na-Na-Noo-Noo Land," it will stay lost until you manually press the reset button.

If a watchdog timer were present, it would generate a CPU reset pulse after a predetermined time if your program did not send a pulse to reset the watchdog.

Mastery of the  $\mu CEL$  system should prepare you to tackle other development systems that use different processors or higher-level languages. A partial listing of other companies offering single board computers and development systems is given in the Appendix.

The  $\mu$ CEL can also be a great warm-up if you are planning to design your own system. The following is available from JComm

#### SBC65V1B Printed Circuit Board with JTerm and JAsm (limited supply)

### Netlist

Hothot							
BA4		U10,14					
BA5	J12,33	U10,7					
BA6	J12,34	U10,12					
BA7	J12,35	U10,9					
BA8	J13,29	U9,18					
BA9	J13,30						
BA10	J13,31						
BA11	J13,32	U9,5					
BA12	J13,33	U9,14					
BA13	J13,34	•					
BA14	•	U9,12					
BA15	J13,36						
BD0		U14,18	110 27				
BD1		U14,17					
BD2		U14,16					
BD3		U14,15					
BD4		U14,14					
BD5		U14,13					
BD6	•	U14,12	•				
BD7		U14,11		U18,8			
BR/W.L		U2,9		U3,9	U3,1	.1	
BRClk		U17,8					
CLK		U1 <b>,</b> 12					
CLK1	J12,23	U8,22	U11,22	U12,3			
CLK2	J12,19	U2,13	U3,10	U12,39			
CTS.H	JW4,1	U20,11					
CTS.L	J13,9	U18,17	U20,14				
DO	U8,11	U11,11	U12,33	U14 <b>,</b> 2			
D1	U8,12	U11,12	U12,32	U14,3			
D2	U8,13	U11,13	U12,31	U14,4			
D3	U8,15	U11,15	U12,30	U14,5			
D4		U11,16					
D5		U11 <b>,</b> 17					
D6		U11,18					
D7		U11,19					
DTR.L		U20,13	- , -	- , -			
DTROut.L			U20,12				
DigitalGnd				C5.2	C6.2	C7.2	C8.2
2191001010				C12,2 C			
				CD1,2			
				P1,1 P			
	111 7	1127	113 7	ττ <i>η</i> τ τ	UL/2	UL <b>7</b> 1	US 8
	UL, /		US <b>,</b> 7 ττο 1 Λ	U4,1 U9,1	110 10	UJ,1 110,10	UJ,0 1110 1
							010,1
				U12,1 U			
				U16,8 U	⊥/ <b>,</b> /	010,4	
		U19,8					
ExtIOSel.L		RN1,5		TT1 C 4			
INO		J16,4					
IN1		J16,11					
IN2	JI2,3	J16,13	RN2,3	U16 <b>,</b> 2			

IN3 IN4 IN5 IN6 IN7 IODataEnbl.L IRQ.L NMI.L OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT5	J12,22 J12,21 J13,1 J13,2 J13,7 J13,8 J13,10 J13,12	J16,6 J16,17 J16,10 J16,15 U2,5 J14,2 RN1,4 J16,16 J16,18 J16,5 J16,12 J16,14 J16,7	RN1,3 U12,6 U19,4 U19,5 U19,6 U19,7 U19,9 U19,10	U16,1 U16,15 U16,14 U16,13 U16,12 U14,19 U12,4	
OUT6 OUT7 R.L/W R/W.L RD.H	J13,13 J13,14 J13,25 J7,1 J13,16	J16,9 J16,3 U2,8 U3,12 U3,8	U19,11 U19,12 U2,12 U3,13	U14,1 U12,34	U18,13
RTS.L RamSelect.L Rcvr	J13,11 U2,3 U18,3	PN4,1 U11,20 U20,7	U18,23		
Ready Reset.H Reset.L RomSelect.L	J12,24 J13,26 J12,17 U2,6	RN1,2 U1,6 U1,8 U8,20	U12,2 U1,9 U12,40	U18,21	
RxRdy SBCIOSel.L	J14,1 U3,1 U15,13	U18,14 U4,4	U4,5	U13 <b>,</b> 15	U15,12
	12,18 J12,25 J13,19 J13,21 U6,7 J13,24 J13,22 PN3,1 U6,12 J13,18 U5,13 U5,13 U5,11 U5,9 J12,27 12,26 DB1,3 J13,3	U19,15 U6,11 U19,14 U16,7 U18,11	U12,38 J16,20 JW2,1	JW3,2 U20,9	
Sync.L Vcc	J12,20 C3,1 C11,1 C20,2	U12,7 C4,1 C12,1	C5,1 C C14,1 C1 D1,2 J	6,1 C7,1 5,1 C16,1	C8,1 C9,1 C10,1 C18,1 C19,1 J10,1 J13,27

WR.L Xmt	RN1,1 RN2, U4,16 U5, U7,14 U8, U12,8 U13, U17,14 U18, J5,1 J13, U18,19 U20,	6 U 28 U 16 U1 26 U1 17 U	1,14 U2,14 5,16 U6,6 9,20 U10,20 4,20 U15,14 9,16 U20,16 2,11 U11,27	U6,16 U11,28 U16,16	
node01	U4,15	U5,4	U5,5		
node02	U5,15	U6,4	U6,5		
node03	U13,4	U15,6	00,0		
node04	U13,5	U15,8			
node05	D1,1	R4,2			
node06	U1,2	U2,2			
node07	U15,3	U15,4			
node08	R4,1	U15,11			
node09	U1,13	U7 <b>,</b> 8			
node10	J6 <b>,</b> 2	J7 <b>,</b> 2	U8,23		
node11	J1,1	J2 <b>,</b> 1	J3 <b>,</b> 1	U8,1	
node12	J1,2	PN1,1			
node13	J8,2	J9,2	U8,26		
node14	J4,2	J5,2	U11,23		
node15	J10,2	J11,2	U11,26		
node16	M1,1	PN2,1	$C \rightarrow 1$		
node17 node18	R2,1 C1,1	S1,4 C1,2	S2,1 C1,3	р1 1	R2,2
U1,5		C1, Z	CI, J	R1,1	RZ, Z
node19	C22,1	U20,1			
node20	C20,1	U20,2			
node21	C22,2	U20,3			
node22	C21,2	U20,6			
node23	C23,1	U20,4			
node24	C23,2	U20 <b>,</b> 5			
node25	JW3,1	U20,10			
node26	DB1,4	JW4,2			
node27	DB1,6	JW1,2			
node28	DB1,2	JW2,2			
node29	DB1,5	JW5,2	110 00		
node30	J15,2	R3,1	U18,22		

#### **Connection by Reference Designator and Signal Names**

	tion by Reference Designator and Signal Names
C1	1 node18 2 node18 3 node18 4 DigitalGnd
C20	1 node20 2 VCC
C21	1 DigitalGnd 2 node22
C22	1 node19 2 node21
C23	1 node23 2 node24
CD1	1 Vcc 2 DigitalGnd
D1	1 node05 2 VCC
DB1	2 node28 3 SerialIn 4 node26 5 node29 6 node27
J1	1 nodell 2 nodel2
J2	1 nodell 2 DigitalGnd
J3	1 nodell 2 VCC
J4	1 A11 2 node14
J5	1 WR.L 2 node14
J6	1 A11 2 node10
J7	1 R/W.L 2 node10
J8	1 A13 2 node13
J9	1 Vcc 2 node13
J10	1 Vcc 2 node15
J11	1 A13 2 node15
J12	1 IN7 2 IN3 3 IN2 4 IN1 5 IN0 6 BD7 7 BD68 BD5
010	9 BD4 10 BD3 11 BD2 12 BD1 13 BD0 14 IN6 15 DigitalGnd
	16 BR/W.L 17 Reset.L 18 SO 19 CLK2 20 Sync.L
	21 NMI.L 22 IRQ.L 23 CLK1 24 Ready
	25 Sel4C0-4FF 26 Sel480-4BF 27 Sel440-47F 28 BA0
	29 BA1 30 BA2 31 BA3 32 BA4
	33 BA5 34 BA6 35 BA7 36 CLK
J13	1 OUTO 2 OUTI 3 SerialOut 4 SerialIn
010	5 BRClk 6 DTROut.L 7 OUT2 8 OUT3
	9 CTS.L 10 OUT4 11 RTS.L 12 OUT5
	13 OUT6 14 OUT7 15 DigitalGnd 16 RD.H
	17 WR.L 18 Sel408-409 19 Sel40A-40B 20 IN4
	21 Sel40C-40D 22 Sel402-403 23 IN5
	24 Sel400-401 25 R.L/W 26 Reset.H
	27 Vcc 28 ExtIOSel.L 29 BA8
	30 BA9       31 BA10       32 BA11         33 BA12       34 BA13       35 BA14       36 BA15
J14	
J15	1 DigitalGnd 2 node30 1 DigitalGnd 2 VCC 3 OUT7 4 INO 5 OUT2 6 IN3
J16	
	13 IN2     14 OUT4 15 IN7     16 OUT0 17 IN5     18 OUT1       10 Semiclost     20 Semiclost
<del></del>	19 SerialOut 20 SerialIn
JW1	1 DTROut.L 2 node27
JW2	1 SerialOut 2 node28
JW3	1 node25 2 SerialIn
JW4	1 CTS.H 2 node26
JW5	1 DigitalGnd 2 node29
M1	1 node16 P1 1 DigitalGnd 2 Vcc PJ1 1 Vcc 2 DigitalGnd

PN1 PN2 PN3 PN4 R1 R2 R3 R4 RN1	<pre>1 node1 1 node1 1 Sel404-40 1 RTS.L 1 node18 1 node17 1 node30 1 node08 1 VCC 2 Ready</pre>	2 Vcc 2 node1 2 VCC 2 node05 3 IRQ.L 4 NMI.L 5 ExtIOSel.L 6 SO
RN2	1 Vcc 2 IN3 7 IN6 8 IN7	3 IN2 4 IN4 5 IN1 6 IN5 9 IN0
S1	1 DigitalGnd	
S2	1 node17	2 DigitalGnd 2 madelí 5 madelí 6 Decet U 7 DigitalGnd
U1	1 A15 8 Reset.L	2 node06 5 node18 6 Reset.H 7 DigitalGnd 9 Reset.H 12 CLK 13 node09
	14 VCC	
U2		2 node06 3 RamSelect.L 4 A15
		6 RomSelect.L 7 DigitalGnd 8 R.L/W
	9 BR/W.L	10 BR/W.L 11 WR.L 12 R.L/W
_	13 CLK2	14 VCC
U3		2 ExtIOSel.L 3 IODataEnbl.L 7 DigitalGnd
	8 RD.H 12 R/W.L	9 BR/W.L 10 CLK2 11 BR/W.L 13 R/W.L 14 VCC
U4	1 DigitalGnd	2 A6 $3 A7$ $4 SBCIOSel.L$
01		6 CLK 8 DigitalGnd 9 Sel4C0-4FF
	11 Sel480-4BF	13 Sel440-47F 15 node01 16 VCC
U5	1 DigitalGnd	2 A4 3 A5 4 node01
		6 Vcc 8 DigitalGnd 9 Sel430-43F
	11 Sel420-42F	
U6	1 A1	2 A2 3 A3 4 node02
	5 node02 9 Sel40C-40D	6 Vcc 7 Sel40E-40F 8 DigitalGnd 10 Sel40A-40B 11 Sel408-409 12 Sel406-407
	13 Sel40C-40D	14 Sel402-403 15 Sel400-401 16 VCC
U7		8 node09 14 VCC
U8	1 nodell	2 A12 3 A7 4 A6
	5 A5	6 A4 7 A3 8 A2
	9 A1	10 A0 11 D0 12 D1
	13 D2	14 DigitalGnd15 D316 D4
	17 D5	18 D6         19 D7         20 RomSelect.L           22 GLK1         22 model10         24 D0
	21 A10 25 A8	22 CLK1       23 node10       24 A9         26 node13       27 A14       28 VCC
U9	1 DigitalGnd	2 A8 3 BA9 4 A10
0.5	5 BA11	6 A12 7 BA13 8 A14
	9 BA15	10 DigitalGnd 11 A15 12 BA14
	13 A13	14 BA12 15 A11 16 BA10
	17 A9	18 BA8 19 DigitalGnd 20 Vcc
U10	1 DigitalGnd	2 A0 3 BA1 4 A2
	5 BA3	6 A4 7 BA5 8 A6
	9 BA7 13 A5	10 DigitalGnd 11 A7 12 BA6 14 BA4 15 A3 16 BA2
	17 A1	14         BA4         15         A5         16         BA2           18         BA0         19         DigitalGnd         20         Vcc
	± / 11±	

U11	1 A14 2 A12 6 A4 7 A3 11 D0 12 D1 15 D3 16 D4 19 D7 20 RamSelec	8 13 17 t.L	
U12		2 7 11 15 19 23 27 31	A8       26 node15       27 WR.L 28 VCC         Ready       3 CLK1       4 IRQ.L         Sync.L       8 Vcc       9 A0         A2       12 A3       13 A4         A6       16 A7       17 A8         A10       20 A11       21 DigitalGnd         A13       24 A14       25 A15         D6       28 D5       29 D4         D2       32 D1       33 D0         CLK       38 SO       39 CLK2
U13	1 DigitalGnd 5 node04 16 Vcc		A83 A94 node03A108 DigitalGnd15 SBCIOSel.L
U14	1 R.L/W 5 D3 9 D7 12 BD6 15 BD3	6 10 13 16	D0       3 D1       4 D2         D4       7 D5       8 D6         DigitalGnd       11 BD7         BD5       14 BD4         BD2       17 BD1
U15	<pre>18 BD0 1 A15 4 node07 7 DigitalGnd 10 A11 13 SBCIOSel.L</pre>	2 5 8 11	IODataEnbl.L20 VCCA143 node07A136 node03node049 A12node0812 SBCIOSel.LVCCVCC
U16	1 IN3 4 IN0 8 DigitalGnd 11 BA0 14 IN5	5 9 12	IN2       3 IN1         BD7       7 Sel420-42F         BA2       10 BA1         IN7       13 IN6         IN4       16 Vcc
U17 U18	7 DigitalGnd 1 BD2 5 BD4 10 BA1 14 RxRdy 19 Xmt 23 RTS.L	2 6 11 16 20 24	BRClk       14 VCC         BD3       3 Rcvr 4 DigitalGnd         BD5       7 BD6       8 BD7         Sel430-43F       12 BA0       13 R.L/W         DigitalGnd       17 CTS.L         BRClk       21 Reset.H 22 node30         DTR.L       26 VCC       27BD0 28 BD1
U19	1 BA0 5 OUT1 9 OUT4 13 BA3	6 10	BA1       3       BA2       4       OUT0         OUT2       7       OUT3       8       DigitalGnd         OUT5       11       OUT6       12       OUT7         Sel410-41F       15       Sel406-407       16       Vcc
U20	1 node19 5 node24 9 SerialOut 12 DTROut.L	2 6 10	node203node214node23node227Rcvr8Xmtnode2511CTS.HDTR.L14CTS.L15DTR.L14CTS.L15DigitalGnd16VCC

## Chapter 12 XaMonV4B Firmware Monitor

All computers, regardless of their size, need a program to run when power is first turned on.

This controller uses the upper 4K of the available EPROM space to hold such a program, the **XaMonV4B**-1 monitor.

This program resides in EPROM. Software that is burned into ROMS or EPROM'S is called *firmware*. This distinction becomes blurred when EEPROM and battery backed ram are considered. Occasionally, code loaded into ram will be referred to a "ramware."

This monitor can be viewed as a small *operating system*, that supports your using the onboard hardware of this machine in a more convenient way.

The **XaMonV4B** monitor program was designed to be *modular* in construction. This monitor was implemented by using subroutines that perform a relatively simple duty. These subroutines were in turn, used to build more complex *procedures* or *subroutines*. The terms procedure and subroutine can be used interchangeably in this text. You may want to use the term 'subroutine' when referring to a piece of code that does not have much possibility for reuse, and 'procedure' for a routine that does.

What's nice about the **XaMonV4B** procedures is that you can call these prewritten routines from *your* software. This can make your programming task a lot easier. The interface example at the end of this manual can show you how this is done.

After the following definitions is a description of the **XaMonV4B** routines. Not much distinction will be made as to whether a routine qualifies as a subroutine or a procedure. We'll let you decide!

### **Definitions Addressing Modes:**

Different ways of instructing the CPU to access data or instructions within the memory map of the processor.

**Accumulator**: Central register of the 65C02. Most instructions act on this register in some way. Can be referred to as either Accum, Acc or A.

**Index Registers**: Referred to as the X and the Y registers. They, like the accumulator are 8 bits long. X & Y may be used as loop counters. The Y register, when used with the page 0 addressing mode, can use any two consecutive bytes on page 0 as a 16 bit register. This partially makes up for the lack of general purpose 16 bit registers.

With some addressing modes the X or Y registers act as indices to obtain an address. That address is then used to access some other location in memory.

No explanation will be given of the 65C02 instruction set. There are good books available on this topic. Included with the documentation is a file named **XaTestR.ASM** that is a source code listing of all the assembler psuedoOps and *every* 65C02 instruction in *every* 65C02 addressing mode. This listing can be used to check out your assembler and show you the syntax of all the available instructions. The subroutines to be described can be divided into seven basic categories;

- 1) **Utility** : Low level timing, etc
- 2) Serial I/O Routines : Uart related
- 3) Input Routines : For getting data
- 4) **Output Routines** : For outputting data
- 5) Conversion Routines : For acting on the data
- 6) **Data Manipulation** : For user interfacing
- 7) Higher-level Routines: For performing more complex operations

The following is a brief description of the subroutines and procedures used in the **XaMonV4B** monitor EPROM. Again, the term *subroutine* can be used to describe a lower-level operation. The term procedure can be used to describe a higher-level operation.

The distinction between these terms as used here is arbitrary; the reader is encouraged to make their own assessments.

From time to time you may see a "CALL" mnemonic used in some of the source code provided instead of the usual "JSR." The CALL is typically used to denote a call to a procedure and the JSR a jump to a subroutine. If you look at the listing, the hex object code generated for either of these mnemonics is the same. (20 hex) The intention here is twofold:

### To communicate with yourself.

Many years ago I wrote a small inventory system in Fortran. (I said *many*) It represented about 12 weeks of work and I was quite proud of it. Five years later I dug the 10 pound listing out in order to sort through some ideas. I was left wondering *what*, *how* and *why* I wrote this code the way I did. The listing and its content was *useless*! Consequently; write your code well enough so that you can understand it 10 years from now. This is easy to do once you clean up any bad programming habits that you might have.

### To communicate with others.

Think about what would happen if your life depended on someone else understanding your source code. This is a lofty ideal and a goal that is worth pursuing! Your documentation skills will grow.

The idea of *granularity* can be useful as you go about partitioning and structuring your source code for maximum effect.

Granularity is an important software design issue related to the concept of *code reuse* and *modularity*. Make a subroutine too specific (fine grained) and you lower the prospect of re-using it.

A similar result can occur when a procedure is too general (coarse grained.) As you examine and use the routines in **XaMonV4B**, consider these issues for yourself. You may find that some of these routines are "finely tuned" and that others could use some more "elegance," such as ease-of-use, understandability or efficiency.

The neat part of all this is that you can eventually write your *own* monitor, your own "bios." The ideal monitor would do everything you wanted it to, would take up zero EPROM space, and, after five years since looking at the source code, you would be able to understand what your program does after about 10 minutes of study!

Your reality will depend on how well you implement *structured programming* design techniques. Your future career may depend on how elegant your code writing style becomes. Many of the "big girls & boys" are writing embedded control programs using RISC processors (Reduced Instruction Set Computer) that use 90,000 + lines of source code and take up megabytes of memory. Now is probably the best time for you to practice writing compact, efficient, re-useable, understandable and maintainable code!! **Best to you!!** 

### XaMonV4B Routines

Immediately following the routine name is the routine's address, and the CPU register(s) affected in brackets []. The space following is empty if no registers are affected.

**ToggleFlag** F1DE [A]:Inverts the LSB in the accumulator (Acc.)

PushF1E1 [A]:Takes contents of Acc and pushes it onto the "user" stack located inmemory locations C0-D0. Do not push more than 30 bytes onto the user stack or your programmight demonstrate some really weird symptoms.

**Pop** F1F0 [A]:Takes last value on user stack and pops it into the Acc.

**FastSwap** F201 [A,Y]:Takes the "top" (last) two values on the user stack and swaps them.

**SaveRegs** F21C [A]:Saves the 65C02 CPU registers using pushes. Any call to SaveRegs must be accompanied by a call to RestoreRegs somewhere else in your program.

**RestoreRegs** F22D [A]:Restores the 65C02 registers using pops. Must be used if a prior call to SaveRegs has been made.

**SaveSXYAP** F240 [A]:Saves the 65C02 CPU registers to fixed locations in memory. (See interrupt routines starting at F8ED)

**RestoreSXYA** F25C [A]:Restores the 65C02 CPU registers from fixed locations in memory. (See interrupt routines)

**FastWait** F26D : An arbitrary unit of software-programmed time delay.

**TenthMilliSec** F271 :Delay one hundred micro Seconds. These software delays were calibrated using a frequency counter and were originally designed to be used for EPROM programming algorithms.

HalfMilliSec F280 :Delay five hundred micro Seconds.

MilliSecDelay F298 :Delay 1000 micro Seconds.

**MSecDelay** F29F [Y]:Enter with number of milli Seconds of delay desired in the Y register, maximum value = FF.

TenthSec F2BE :Delay one tenth of a second. (100 milli Seconds)

Delay1Second F2E4 :Delay one second. (1000 milli Seconds)

**DelaySeconds** F2EF :Enter with number of seconds of desired delay in X register, max = FF hex, 255 decimal.(over 4 minutes!)

**ReadDSRBit** F2F6 [A]:Read value of 2651 uart's DSR bit. RETURN TRUE (01=High) or FALSE (00=Low) in Acc.

**SetRTSBit** F301 [A]:Enter with desired BOOLEAN value (TRUE or FALSE) in Acc. RTS bit will be set accordingly. SetDTRBit F315 [A]:Enter with desired BOOLEAN value (TRUE or FALSE) in Acc. DTR bit will be set accordingly.

**BusyReadRS232** F329 [A]:Check the 2651 uart's status register. If a character is present in the receive holding register RETURN TRUE in Acc with character in VAR "HoldAByte," otherwise RETURN FALSE in Acc.

**ReadRS232** F33B [A]:Keep checking uart (forever if necessary) until a character is received. When character is found, pass in VAR HoldAByte.

**WriteRS232** F343 [A]:Check to see if transmit holding register (thr) on 2651 is busy. If not busy, send character located in HoldAByte via thr. IF busy then check to see IF WriteTilSent is TRUE. IF TRUE then keep waiting until char can be sent, otherwise quit trying to send.

**UnLockTransmit** F356 [A]:Sends XOn char to **JTerm**. **JTerm** expects an XOn character before it will continue certain operations.

**QuickEscTest** F35E [A]:Checks RS232 port for an Escape character. IF found RETURN TRUE in Acc, otherwise RETURN FALSE. This subroutine is a useful way to break out of tight loops used for testing purposes.

**SetBaud** F37E [A]:See InitUart F38A. The 2651 uart chip can be set for baudrates from 50 to 19,200 baud. The VARiable "BaudRate" has to be loaded with the baud rate code before calling this routine. The baudrate code for 19,200 baud is 3F, and 3E for 9,600 baud. Consult the 2651 data sheet for other baud rate codes.

**InitUart** F38A [A]:This routine does the necessary initialization of the 2651 uart. It initializes the 2651's MODE and COMMAND registers.

**InitCkSum** F39B [A]:Clears the 16 bit VAR named "Checksum." CheckSumAdd F3A2 [A]:This routine will take the value in the Acc and add it to "Checksum," using modulo 16 arithmetic. For example, if the value in "Checksum" were FFFF and then you added 09 (hex), the result would be 0008 hex. The actual computed value would be 10008, but the carry bit is lost, hence 0008.

**CheckSum** F3AC [A]:Calculates the checksum of the currently defined buffer of memory starting at 'Start Address' and ending at (Start Address + ByteCount.) You can invoke the checksum from **JTerm** by pressing the 's' key.

**SetOutput** F3D4 [A]:This routine uses the low nibble in the Acc to set the output destination. **XaMonV4B** default is to direct I/O to the RS232 port, but you may re-direct the output to any device, using any device driver you wish. For example, the procedure "WriteString" may be used to output a string to the PC using **JTerm**, an LCD display, a pen plotter or even memory, depending on the IO re-direction CONSTant you use and the output driver you install.

**SetInput** F3DA [A]:This function is similar to SetOutput, but deals with the input destination. In this case, the IO redirection constant loaded from the Acc determines where the input routine will get its data. A byte could come from your custom interface, memory, the RS232 port or a keypad. The ability to install your own input drivers gives you lots of flexibility.

**SetInOut** F3E0 [A]: This routine takes the two nibbles in the Acc and sets both the input and output destination for I/O. The upper nibble sets the input and the lower nibble sets the output destination.

SetIOToRS232 F3F1 [A]: This routine sets the default I/O re-direction to the RS232 port.

**SetIOToRSInUser1Out** F3F7 [A]:Notice in this example of redirection, (see source code) that the upper nibble (the "7" of 73) is used to set the input source. The "3" is used to set the output destination to your "user" routine.

**GetSingleInput** F3FD [A]:You enter this routine with the input bit number in the Acc. This routine returns a BOOLEAN value in the Acc corresponding to the value of the bit you choose.

LDA #03 choose bit 3

- JSR GetSingleInput
- BEQ itIsLow
- BNE itIsHigh

For some implementations, this routine is definitely overkill. See "ciL" at FE48 to see how it can be used.

Ex:

**SInputByte** F40C [A]:One call to this routine reads all 8 of the single-input values as one bytewide input value. This allows you to read 8 input levels (switches, TTL values, etc) at a time. **GetInput** F42D [A]:This is the generalized input procedure that provides the mechanism for input re-direction.

**AssertSingleOut** F472 [A]:Creates an offset to the single output base address using the Y register. If the value in the Acc is a value from 0 to 7, the output bit will be turned off. If the Acc value is 8 to F the output bit will be turned on. The goal here was to create a higherlevel of abstraction.

**TurnBitOff** F479 [A]:Enter with bit number you want to turn off in Acc. Use any value from 0 to 7. You can turn a bit off from **JTerm** by pressing the 'o' key (lower-case) and then the bit number.

**TurnBitOn** F47E [A]:Enter with bit number you want to turn on in Acc. Any value from 0 to 7. You can turn a bit on from **JTerm** by pressing the "O" key (upper-case) and then the bit number. **SOutputByte** F486 [A]:Enter with byte value in Acc that you want to present to the single bit output port as a byte-wide value.

**SendOutput** F4AE [A]:This is the generalized output procedure that provides the mechanism for output re-direction.

**Wait4Char** F4F3 [A]:There is a VAR named "Key" that this routine waits for. The default Key is XOn or 14 hex. You will loop in this routine until the input device currently installed presents "Key."

Wait4Space F502 [A]: This is an example of using Wait4Char with a different "Key" VAR value.

**SCROrYesCk** F513 [A]:Enter this procedure with the ascii char in Acc. A BOOLEAN value will be RETURNed in the Acc: TRUE if the character was a Space (20h),a carriage return (0Dh), or a 'Y' (59h), and FALSE for any other character.

**DisableXOnHandShake** F52B [A]: **JTerm** and **XaMonV4B** use a "software handshake" so that the PC will not lose characters sent to it while it is writing to the screen or performing some other system operation. This handshaking can be turned off by using this routine.

**EnableXOnHandShake** F531 [A]:Of course you get to turn handshaking back on if you want to. If you get garbled data on the screen using JTerm, press Cntrl-Z or reset the **SBC65V1B** by pressing S1.

**ReadChar** F537 [A]:Forces the MSB bit low, checks for the handshaking XOn char. If an XOn, it looks for another character. Character read is placed in VAR HoldAByte.

**WriteChar** F545 [A]:Checks to see if XOn protocol is being used. If it is, WriteChar waits for an XOn before sending the character stored in the VAR HoldAByte, out the (CIOD) currently installed output device. Otherwise it does not wait.

**SpaceEscWait** F557 [A]:Will loop until a space character is presented to the (CIID) currently installed input device.

**SendChars** F563 [A,X]:Sends the character found in the Acc, X number of times. See "Send3Spaces" at F59B.

WriteLn F56A [A]:Sends a carriage return (0D hex) to the CIOD.

**SendCRLF** F570 [A]:Sends a carriage return and a linefeed (0A hex) to the CIOD.

SendLNFD F573 [A]:Sends only the linefeed character.

**ReleaseHost** F579 [A]:Sends a control C character (03 hex) to the CIOD.

**ClearScreen** F57F [A]:Sends a formfeed control-L (1A hex) to the CIOD.

**SendABarSave** F587 :Saves the contents of the Acc, sends a "|" (7C hex) character, then restores the Acc to its original value.

**SendADash** F58F [A]:Sends a "-" character (2D hex) out the CIOD. Subroutines such as these are used to make the source code more readable.

SendASpace F595 [A]:Sends a (20 hex) character out.

**Send3Spaces** F59B [X]:Sends three space characters, clobbers your X register while doing so. (An ideal routine would not require you to know what registers are being used. A routine that does not "byte you in the hind-end" is said to have no side-effects. When you are NOT sure what registers are being used, it is often a good idea to save your registers before making a call to an "unknown" subroutine.)

InitTerminal F5A3 [A]:Initializes the 2651 uart and clears the screen.

**WriteString** F5AA [A]: Sends the ascii string following the call to WriteString out the CIOD. Remember to end the string with a null terminator character (00 hex) so that the routine knows when to quit. A string can be up to 255 characters including the terminator too.

**PrintID** F5CC [A]:An example of the use of WriteString. It is a good idea to "ID" all of your eprom firmware projects. **JTerm** invokes the PrintID routine by the "?" key. This idea can help you manage eprom version control.

**DoneMessage** F5EF [A]:Send the message "Done" out the CIOD.

**PressSpaceBarMsg** F5F9 [A]:Sends a "Press Space Key" message. Used by NMIRoutine.

**GetYResponse** F60E [A]:Prompts user with "(yes)." If a "y," a "spacebar" or "carriage return" key is received by the currently installed input device, this routine RETURNs a BOOLEAN TRUE in the Acc, else a FALSE if any other character is presented. The proper feedback character is also sent. **GetNoResponse** F634 [A]:Prompts user with "(no)." A "Y" response RETURNs a BOOLEAN FALSE in Acc, an "N" a BOOLEAN TRUE. This is an example of negative logic. See XaDebugRoutine at F8ED.

### **Conversion routine Definitions**

Some confusion may exist when describing conversion routines. Here are some definitions you may find useful:

- **Ascii char** :A 1-byte code that represents a printable ascii CHARacter.
- AlphaAscii :Printable alphabetic Ascii char 'A'..'Z'
- NumAscii :Printable numeric Ascii char '0'..'9'
- > AlphaNumAsc:An AlphaAscii or NumAscii character.
- **CntrlAscii** :Non-printable ascii chars EX: 'escape' = 1B hex
- > OtherAscii : A printable non- AlphaNumeric ascii character EX: ' \* '
- HexAscii :Printable AlphaNumAsc within range '0'..'9' or 'A'..'F' Hex Nibble :Representation of a 4-bit binary value, range 0..F. EX: 0111B (binary) = 7H (hex)
- **Hex Byte** :Representation of an 8-bit binary value, range 00..FF. EX: 0001 0111B = 1 7H

Some confusion may arise in the fact that a **BYTE** = **CHAR**. Some routines will act on *any* 8-bit entity, regardless of how us humans interpret them. Hex is the representation generally used for the 65C02, and ascii is generally intended to be printed onto a crt screen or a printer for human consumption, though there is no hard and fast rule.

Keep your data **TYPES** as clear as possible. Focus on your intention of what the data is for, and strive for clarity and ease of understanding. Please share with others any improvements you might make in this direction.

Remember, the computer industry per say can make things C ryptic and C omplicated and C onfusing. You can be part of the solution rather than part of the problem. Maybe it is possible to make assembly language as easy to read as a higher-level language?

I think that for whatever reason, the computer industry dropped the ball with regard to computer languages

I'm glad to see that cross-assemblers writers are getting away from forcing us to use those inane 8 character labels and identifiers and allowing *both* upper and lower case letters to be used.

The listing generated by an assembler should be as clean and readable as possible, with no redundant or useless information.

Comment entry should be structured in such a way as to not interfere with the readability of the text.

And finally, source code should not be position dependent. You should have a wide latitude of options for entering your source code text.

**IsltAscii09** F656 [A]:Enter with an ascii char in Acc. RETURNS TRUE if Printable NumAscii character, FALSE if it is not.

**IsItAsciiAF** F666 [A]:Similar to IsItAscii09, but AlphaAscii char range is within 'A..F' IsItAscii0F F676 [A]:Similar to previous two routines, RETURNS TRUE in Acc if char is a HexAscii character. **IsItAscii** F689 [A]:RETURNS TRUE if character is a printable AlphaNumAsc char.

LwrCase2UprCAsc F6A3 [A]: Converts char in Acc from lower case to upper case ascii.

**HexAsciiToHexNibble** F6AF [A]:Enter with a printable HexAscii character in Acc, RETURN lower Hex Nibble in Acc.

**HexNibbleToHexAscii** F6C9 [A]:Enter with lower Hex Nibble in Acc, RETURN printable HexAscii character in Acc.

**GetAsciiNumber** F6D9 [A]:Read a char from currently installed input device until a printable HexAscii number is encountered, which is RETURNed in Acc and VAR "HoldAByte."

**GetHexAscii** F6E4 [A]:Reads a character from input device. Filters out all characters but a HexAscii char. RETURNS char in Acc and HoldAByte. (location FC hex)

**GetSingleHexNum** F6EF [A]:Read a HexAscii number, send Ascii code to output device, and then convert it to its Hex Nibble equivalent in Acc. **GetHexByte** F6FE [A]:Get 2 HexAscii characters and create a Hex Byte representation. EX: 'E' '3' becomes hex E3 in Acc and HoldAByte.

**PrinteByte** F71D [A]:Creates the HexAscii characters representing a Hex Byte and sends them to the CIOD.

**PrintNible** F72B [A]:Creates the HexAscii character representing the lower Hex Nibble and sends it to the output device.

**PrintByteSave** F732 :Same as PrintByte, but Acc is not clobbered.

**GetZPWord** F738 [A]:Support routine for PrintWord and WriteCard.

**PrintWord** F74C [A]:Creates the HexAscii characters representing two Hex Bytes. The two bytes together form a 16 bit word. The HexAscii chars are sent in the following order: "high byte" upper nibble, "high byte" lower nibble, "low byte" upper nibble, "low byte" lower nibble. This routine works only on zero page locations 00-FF.

**PrintSBCAdrs** F75C [A]: An example of the use of PrintWord, sends the current Program Counter out to the CIOD.

**IncCardNumber** F762 [A]:Increments a 5 byte (temp)buffer of hex characters using modulo 10 addition. Routine starts with least significant digit and adds one. If there is a base 10 overflow, it continues to increment the next higher digit. Notice that there is an entry point to increment any of the 5 digits.

**SkipLeadingZeroes** F7B8 [A,Y]:Will send a space char out the installed output device for every leading zero encountered in the 5 digit array.

**PrintCardArray** F7C6 [A,Y]:Sends the 5 digit array out as 5 HexNumber characters to the CIOD. (currently installed output device)

**ClearTempBufLocs** F7D8 [A,X,Y]:Clears 16 bytes of the TempBuffer array to zero.

**CountByteDec** F7E8 [A]:Enter with the amount to add to array in Acc. Tempbuffer contains the 5 BCD digit array result.

WriteByteDec F7F6 :Sends decimal representation of a byte in NumAscii form to the CIOD.

WriteCard F806 [A]:Sends decimal representation of a word to the CIOD.

**HexToDecimal** F84D [A]:Converts a two-byte hex word to its ascii decimal equivalent and sends it to the CIOD.

**PrintPC** F86E [A]:Send Program Counter to CIOD in HexAscii form.

**PrintRegs** F884 [A]:Display the status of CPU regs via CIOD.

**XaDebugRoutine** F8ED [A]:This is the routine installed by the monitor that is called when a software interrupt (BRK instruction) is encountered. You may install your own debug routine. A user installed debug routine might include a "printout" of the variables and memory locations of interest to you. See InstalDBRoutine at FFE0.

**IsItSWI** F91B [A]: Two types of interrupts occupy the same vector, the hardware IRQ and the software (SWI) BRK instruction. This routine RETURNs a TRUE in Acc if a BRK and FALSE if interrupt is an IRQ.

**NMIRoutine** F92A:Non-maskable interrupt routine installed by the monitor. You may install your own. See InstalNMIRoutine at FF9E.

**SWIRoutine** F948:Software Interrupt Routine installed by the monitor. You may install your own. See InstalSWIRoutine at FFBF.

**SelectInterrupt** F995 [A]: This routine determines the type of maskable interrupt encountered and calls the appropriate (SWI or IRQ) routine.

**ShowAllParameters** F9AD [A]:Displays the current buffer information, i.e. starting address, and bytecount by sending info in ascii form to CIOD.

**GetFillWP** F9DC [A]:WP = "with prompt." Prompts you for the fill (memory) hex character going to VAR "FillChar."

GetFillChr F9EC [A]:Similar to GetFillWP, without the prompt.

**GetNumberOfBytes** F9F3 [A]:VARiable "ByteCount" gets (:=) hex byte representing the number of unit-bytes for the buffer.

**GetNumberOfPages** F9FA [A]:VAR "PageCount" (ByteCount+1) gets hex byte representing the number of even pages for the buffer. GetStartAdr FA01 [A]:VAR "StartOfBuffer" gets two bytes to become the currently defined buffer's starting address.

**GetDestAdr** FA11 [A]:Similar to GetStartAdr, this routine loads the address of the destination buffer used for the "Move" command.

**GenEndAdr** FA1E [A]: Given the starting address and size of the current buffer, this routine computes the end address of the buffer.

**GetAddrWP** FA32 [A]:Prompt for starting address and GetAddress FA3D [A]:initialize necessary buffer variables.

**GetDestAdWP** FA44 [A]:Prompt for destination address and GetDestAddr FA4F [A]:initialize necessary destination buffer variables.

**GetByteCntWP** FA56 [A]:Prompt for byte count and GetByteCnt FA63 [A]:initialize necessary buffer variables.

GetPgCntWP FA6A [A]:Prompt for page count and

GetPageCnt FA77 [A]:initialize necessary buffer variables.

**GetAllPar** FA7E [A]:Prompt for all buffer variables and initializes buffer.

**ResetBufferPointers** FA8B [A,Y]:Reset the current buffer's pointers back to their starting location. Call this routine before you perform any action on the currently defined buffer area. **SaveParams** FAA2 [A]:Save the current buffer settings.

**RestoreParams** FAC7 [A]:Restore the formerly saved buffer settings. This routine can be useful for rom burner firmware.

**CkEndOfBuffer** FAEC [A]:This routine increments the source and destination buffer pointers and checks to see if the end of buffer has been reached. If end-of-buffer, RETURNS TRUE in Acc otherwise FALSE.

**XferBuffer** FB0A [A]:Transfer a buffer-worth of bytes from currently installed input device to (CIOD) currently installed output device.

**MoveMemory** FB16 [A]:An example of the use of XferBuffer. FillMem FB1D [A]:Takes the hex byte in VAR "FillChar" and sends it out CIOD "bytecount" number of times.

FillRoutine FB2C [A]:An example of I/O re-directed to memory.

**ClearSBCRam** FB40 [A]:Load any part of RAM with any hex byte, without affecting the current buffer settings.

**DownLoad** FB50 [A]:Procedure used by **JTerm** to load files from the PC into the **SBC65V1B's** memory. This routine uses a XOn protocol, so that **JTerm** only sends a character (byte) to the SBC when the SBC is ready to receive it.

**UpLoad** FB68 [A]:Procedure used by SBC to load buffer ram area up to a PC UpLoad.ROC file. **LoadHexData** FB7C [A]:Load hex data into SBC ram buffer area via currently installed input device. This is the routine you use to hand-load keyboard data into the **SBC65V1B** using **Jterm**.

**CkPtrForHex0** FB97 [A]:RETURNS TRUE if lower nibble in Acc is 00, FALSE if any other hex number. IncPointersSave FBA3 :This routine is used by the PrintMem procedure. It increments the temporary buffer pointer and the currently defined buffer pointer. The VAR "ExitFlag" is set to TRUE if the buffer is at the end, FALSE if not. WriteTempBfrChar FBC9 [A]:Writes byte in Acc to the temp buffer. RETURNS TRUE in Acc if seventh character, FALSE if not.

**GetTempBfrChar** FBDB [A]:Get a char from temp buffer and store in VAR HoldAByte. RETURN TRUE in Acc if eigth character, FALSE if not.

GenerateSpaces FBED [A]:Sends spaces out to CIOD. See PrintMem below.

**PrintLineDump** FC0E [A]:Send one line of the current buffer area to CIOD as formatted HexAscii. **PrintAscii** FC3F [A,X]:Send ascii equivalent of the previously dumped hex line to CIOD.

**PrintMem** FC6D [A]: This procedure dumps the entire contents of the currently defined buffer to the CIOD.

**NewResetVector** FC90 [A]:Takes the starting address and installs it into the **SBC65V1B** reset vector. Subsequent depressions of the reset button S1 on the SBC will vector to the program you have loaded beginning at the currently defined buffer's starting address. J15 on the SBC must be open.

**NewTestVector** FCBC [A]:Similar to NewResetVector above, but is activated upon reset only when J15 is shorted. It is thus possible to have two different programs available with reset. If you use a toggle switch to open/close J15, you can control which program you run from a "front panel."

### **Monitor-Specific Routines**

InitProcedures FCE4 [A]:Initialize buffer address and I/O.

**InitServiceRoutines** FCF1 [A]:Puts a JMP instruction (4C hex) into the leading byte of each user-installable service routine.

**InstallRoutines** FD06 [A]:Installs the necessary pointers for all of the user installable routines of the **XaMonV4B** monitor EPROM.

**InitMonitor** FD1F [A]:Initializes monitor flags and pointers. Executed upon power-up or with the JTerm "+" command.

**InitVarsEaReset** FD50 [A]:Initializes the VARs that need to be set each time the SBC is reset with the push of S1.

**Initialize** FD62 [A]:This is a very important routine. This routine is called each time the SBC is reset. The very first time this routine is run, it does a full system reset of all variables and procedures. After that, only a "partial" reset is performed. This action may be described as a "Hard" or "Cold-Start" with the first reset, and a "warm" start upon subsequent resets.

Begin FD78 [A]: This is the entry point of the monitor. It all starts here!

**CmdInterp** FD8E [A]:This is the command interpreter of **XaMonV4B**. It waits for a character to be input from the currently installed input device. When a character is received, it determines which procedures to run by doing a simple compare of the character to the available commands. If a command is valid, it executes the command. Use **JTerm** and press Cntrl-N for a list of the available commands.

**TestProgram** FF4A [A]: This is the blink test routine that you can run merely by shorting J15 on the **SBC65V1B** and pressing the reset button S1.

**IRQRoutine** FF7C [A]: This routine is run every time a hardware interrupt is activated on pin 4 of the 65C02.

### **Installing Routines**

There are several routines that may be replaced by your own routines. "InstalNMIRoutine" will be used as an example. Notice the instruction

LDA #>NMIRoutine

This instruction may be read as "load the accumulator, with the immediate high byte of the address of the label "NMIRoutine."

What happens is the assembler obtains the address of "NMIRoutine" from the **SYM**bol table.

In this case that address is F92A. Since the high-byte of F92A is 'F9,' F9 is loaded into the accumulator of the 65C02. That data is then put into the high-byte of the NMI routine's pointer, "NMIPointer+1."

Next, the instruction

LDA #NMIRoutine

gets the low-byte of the address loaded into the Acc, and then stores the low-byte of NMIRoutine's address into the low byte of the NMIPointer.

As you will see later, the monitor's hardware vector for an NMI is 0200. When a low-level is present on the CPU's non-maskable interrupt pin, the program will jump to 0200. Location 0200 has a 4C hex "JMP" instruction, which was loaded by the "InitServiceRoutines" subroutine. Program control will now go to the following two bytes, which contain the address of the routine you want to execute. In this case, the NMIRoutine. See lines 158-177 of monitor listing for additional information.

**InstalNMIRoutine FF9E** [A]:When a low level is present on pin 6 of the 65C02, an non-maskable interrupt is initiated. The monitor is set up to run the program/procedure/routine whose address is loaded into the SBC's NMI pointers.

**InstalProgram1 FFA9** [A]: With J15 open, the routine installed here is run when reset button S1 on the SBC is pushed.

**InstalProgram2 FFB4** [A]:With J15 shorted, the routine installed here is run when reset button S1 on the SBC is pushed.

**InstalSWIRoutine FFBF** [A]:The routine installed here will run every time a break instruction (BRK) is executed in your program.

**InstallRQRoutine FFCA** [A]: The routine installed here will run every time an IRQ low pulse is sensed at pin 4 of the 65C02. The interrupt enable bit must be activated in the CPU status register with the "CLI" instruction.

**InstalSelectRoutine FFD5** [A]: This vector was used to allow you a little more flexibility as to how you get to your IRQ and SWI routines, by allowing you the possibility of installing your own "Select Routine."

**InstalDBRoutine FFE0** [A]: The routine here will run every time a BRK instruction is encountered and the "DebugFlag" is TRUE.

**InitTempBuffer FFF1** [A]:This routine set the location of your tempbuffer used for WriteCard and PrintMem procedures.

### **CPU Hardware Vectors FFFA-FFFF**

The CPU vectors on this monitor are set to the following locations:

Loc: FFFF FFFE FFFD FFFC FFFB FFFA Data: 02 09 FD 78 02 00 The CPU will jump to 0200 when a non-maskable interrupt is encountered, FD78 when a reset is encountered and 0209 when a maskable interrupt is encountered. Notice that two of the vectors jump to locations in SBC ram. This allows you to place **YOUR** vectors in ram, hence you can install your own interrupt service routines!

One final note. The F000 to F1DD portion of the memory map is not actually part of the monitor. It is a "scratchpad" area that can be used for anything you want. **JComm LAB** has used this area to put LCD display and Dallas "SmartWatch" initialization routines. You can clear this area by reading the **XaMonV4B** into your rom burner and putting FF into locations F000-F1DD (as mapped in the SBC not in your rom burner), and then burning a new monitor.

If you decide to use a 64K EPROM, be sure to burn the monitor image into the high-portion of each 32K byte "chunk." Then you can set up the bank switching scheme which will give you even more versatility. Maybe there is room enough for a really big project?

Your program's starting address will be placed in the reset vector @ FFFC FFFD. All you will have to do to run your program after you have burned your program and new reset vector into an EPROM is to install the EPROM into the socket and turn on the power! (Be sure to include properly working initialization routines!)

The uart also has a general purpose output bit which is available to wire into the bank select pin of the EPROM, **PN1**. This will allow you to have two 28K (32K minus monitor) programs available in EPROM, under software control as discussed in **Chapter 9**.

## Chapter 13 XaMonV4B Firmware Monitor Listing

monitor listing can serve you in several ways. Here are some suggestions.

- By using your editor's 'search' command on the monitor listing, you can find actual examples of how different 65C02 instructions are used. For example, you could search on 'TXA' and observe how this instruction is used by this monitor.
- You might use a monitor routine as the basis for your own original subroutine or procedure.
- You may want to modify or optimize some of the routines in this monitor; to make a routine shorter in length, faster, or easier to use or understand.
- This listing can serve as a starting point for designing and writing your own monitor. There may be routines in this monitor you don't want or need. You may have some original routine that begs to be part of YOUR monitor!
- Few implementations are optimum and this monitor is no exception. If you are designing a monitor -- regardless of the type of processor you are using -- this listing might give you some ideas. At least you won't have to start from ground zero!

### **Listing Organization**

Notice the line numbers at the far left of the listing. These numbers range from 0001 to 2200. Each number represents a line of code or a comment. Reference to these numbers are made in this chapter.

The first source code line (0001) contains the **MODULE** name. This name, as well as all labels and identifiers in the body of the source code, can be up to 31 characters long.

All text is upper and lower case sensitive. The label "LoopPoint" and "Looppoint" would show up in the SYMbol table as being two different entries. Label names beginning with lower case letters do not show up in the symbol table. This removes the clutter of local labels from the symbol table.

This points to a possible programming style: If a label is local to a procedure, begin the label with a lower case letter. Important procedures should begin with an upper case letter. A numeric character may not be used at the beginning of a label or other identifier.

### **Information Block**

This block start on line 0002 and continues to line 0014. This text does not have to be present, but is highly recommended. This text contains your company name, the current date and time, a short description of what the code does, the file name and size, and other useful information. Oftentimes you may start a project from code previously written. (remember code reuse) I like to include the 'source' of this source code in this section. The size of both the source and object code can be important to you as well.

During a project, I like to keep a record of how many edit-assemble-run cycles I initiate on a given day. This total is in turn added to a grand total, along with the number of lines of code written. This can provide information as to how long a project took to complete.

#### Project history (lines 15-44)

can be a useful part of you firmware documentation. This can assist you with the all important version control. Any time you add or modify the source code, you may find it helpful to include the date of the modification and what the heck it is you did. Notice **XaMonV4** B was started in Aug of 1991 and its earliest predecessor in July of 1988!

#### CONSTant Section (lines 45 through 116)

contain the monitor's constants. Notice that there are several categories of constants. These constants are "classified" so as to make the source code more readable and/or understandable.

**Ascii constants** are generally used for the "non-printable" ascii characters. A printable character is usually declared in single quotes. For example LDA #'A' loads an ascii "A" into the CPU's accumulator.

**Boolean constants** can be used a parameters in subroutines or procedures that pass a TRUE or FALSE back to the calling program (usually through the Accumulator) and as values for flags. **Mask constants** are used in routines that operate on one or more bits of an 8-bit byte. (see line 510)

**I/O redirection constants** are used by the monitor to change the source and destination of input and output in a more readable way. For example, see lines 1627-1635 of this listing.

**Serial constants** are used by the RS232 uart routines for the 2651 uart, U18. These are the initial values used by the monitor to set the uarts's registers controlling baud rate, etc.

#### Page Zero Variables

The memory locations from 0000H to 00FFH are very important, because of the 65C02's zero page addressing mode. Instructions operating on page zero locations execute more rapidly. They take two bytes rather than three. Page zero locations can also operate as (up to 128) 16-bit registers. The author's goal was to use as few of these valuable locations as possible. 70 out of the possible 256 were used, 32 of which are dedicated to a "User Stack." That means that only 15% of page zero is actually used by this monitor. This usage is found on lines 117 to 154.

#### Page 2 Variables

To save page zero space, many of the monitor's variables were placed in locations 200H to 2FFH (lines 155 to 230) It was determined that most of these variables are not time-critical. In other words, they are not called often enough to warrant being located on page zero. Notice that there are 159 locations at the end of page 2 for your program's variables.

#### **Hardware Equates**

These are a special type of constants that represent the addresses of the I/ O section of the **SBC65V1B** hardware. (lines 234-250)

**System Equates** (lines 251-257) are to remind you of the locations of the reset and interrupt vectors of the CPU.

#### **Code Section**

At reset, code begins executing at address FD78 (hex). Notice that the supporting procedures found on lines 265-1893 are skipped over to the beginning of the actual monitor program on line 1895, (ending at line 2091). This was done intentionally to mimic the **Modula-2** style of programming, which places the supporting procedures before the main body of the program.

Notice the four-digit hex number to the right of each line number. This number represents the CPU's program counter. Following the program counter are one to three bytes which represent either CPU instructions or data. These hex codes are generated by the cross-assembler.

#### Comments

Comments are entered in one of two ways.

- 1) If a line begins with an asterisk, all characters to the right of the asterisk are considered to be comments.
- All characters to the right of an instruction mnemonic are considered comments. The only exception; some single byte commands like ASL. These instructions will give you an error message if you place a comment on the same line with it.

#### Instructions for running this monitor out of SBC65V1B RAM

**Step 1** Change the **XaMonV4B**.ASM monitor source code. Change the ORG value from 0F1DE to ORG:= 0500 and the "34" in line 1864 of InitMonitor and line 1886 of Initialize to "43." Modify 'PrintID' procedure by adding an "R." The message will now read "**XaMonV4B**-1R." Re-assemble **XaMonV4B**.ASM using **JAsm** on your PC.

**Step 2** Run **JTerm**. Press the reset button on the **SBC65V1B** module. Press '+' key on keyboard to reset the monitor's VAR's.

**Step 3** Download object code **XaMonV4B**.ROC (using **JTerm's** 'Control-D' command) into **SBC65V1B** ram starting at location 0500H.

Step 4 Press control-Z key.

Step 5 Run monitor program from JTerm by pressing 'G' (for go). CRT should display ID message "JComm LAB uCEL (TM) XaMonV4B-1R"

#### Notes:

Because of the initialization structure used, reset will take you back to the Eprom **XaMon4B**-1 monitor. You have to use the 'G' go command to reenter your "ram" monitor.

**JTerm** commands are case-sensitive, so put your caps lock 'ON', and use the shift key to get to the lower case letters.

**Monitor modifications** are best done one routine at a time. Rather than use the entire monitor in RAM, a better approach is to make a small set of programs to test out each new idea. The technique envolves writing two programs. One is exclusively for the new procedure of interest, the other is a test program. For example, say you wanted to write a new "WriteCard" procedure;

**Phase 1** Write the new routine as a separate program.

MODULE NewWriteCard -XaMonV4B

EQUates-WriteCard

NOP --your new code-RTS

END NewWriteCard

**Phase 2** Download the NewWriteCard object code into SBC ram @ 500 hex **Phase 3** Write a test program using the previously downloaded address of the procedure in ram as the reference. You can get the address of WriteCard from the NewWriteCard SYMbol table or the LST file.

MODULE WriteCardTest -XaMonV4B EQUates-WriteCard ADR 0500 (instead of XaMonV4B's 0F806) --(your test code)-RTS

END WriteCardTest

**Phase 4** Download WriteCardTest at say, 1000H and then run it. Your test program can now use your version of WriteCard that you have downloaded into another location of ram, rather than the version of WriteCard in the monitor EPROM. It is possible to combine the two program technique into one program.

If you don't understand this discussion, continue using the **XaMonV4B** routines, continue to write your own "ramware," understanding will follow!

# SBC65V1B XaMonV4B.ASM Listing

0001	*
0002	* JComm LAB Sat 20 Apr 1992 10:39 AM
0003	*
0004	***Begin Information Block
0005	*Description:Single Board Computer Monitor Eprom code for
0006	* SBC65V1B ECB-23079101 MN4301-I
	• • • • • • • • • • • • • • • • • • • •
0007	*FileName :XaMonV4B.ASM Created FROM XaMonV4A.ASM
0008	*Filesize :Source = 63,304 Object Code = 3,618 (E22 Hex)
0009	*System :XaMonV4B-1 on SBC65V1B
0010	*Last Mod :Mon 14 Mar 1992 Assemblies:
0011	*Statistics :Last Hours :00.0 Hrs/ 0000 Lines/000 Assemblies
0012	<pre> * Total Hours:99.9 Hrs/ 2199 Lines/218 Assemblies</pre>
0013	*Start Date :6 Jul 1988 End Date: 1 Jun 1992
0014	*** End Information Block***
0015	*
0016	*History:
0017	* Version V3.0C 6 Jul 1988 1st Assembled on Lilith as SBCMon
0018	*12 Feb 1989 Started New version for SBC65V1A
0019	* Version V4.0A 14 Jul 1989 1st working ROM of new version
0020	* Version V4.0B 19 Jul 1989
0020	* Version V4.0C 25 Jul 1989
0022	* Version V4.0D 25 Nov 1989 had bugs
0023	* Version V4.0D 2 Dec 1989 DownLoad, UpLoad
0024	* Version V4.0D 3 Dec 1989 With Eprom Burner stuff
0025	* Version V4.0E 21 Dec 1989 Push, Pop, BitOn/Off
0026	<pre> * Version V4.0F 29 Sep 1990 New PrintMem, I/O redirection</pre>
0027	<pre> * Interrupts,LwrCase2Upr (2Wks)</pre>
0028	* Version V4.0G 14 Oct 1990 New XOn handshake 2,402Bytes
0029	* XaMonV4A3017 23 Oct 1990 WriteCard, XaRom SBR's imported
0030	<pre> * 3022 24 Oct 1990 Improved Interrupts</pre>
0031	* 3195 30 Oct 1990 Debug, Trace, NMIRoutine
0032	1* 3200 31 Oct 1990 Add Uart I/O bit
0033	* XaMonV4B1 16 Aug 1991 Remove Parallel I/O, add comments
0034	* 7 Oct 1991 Add BusyReadRS232
0035	* 3312 9 Oct 1991 New Single Bit Input/Output
0036	<pre>1* 3636 16 Oct 1991 Add ParIn &amp; ParOut Drivers</pre>
0037	<pre>1* 3388 21 Oct 1991 Uart pin test, tweaked delays</pre>
0038	* 3399 28 Jan 1992 SBC65V1B I/O NewMenu
0039	<pre>1* 3463 09 Feb 1992 SInputByte, Reset, RemoveParOut/In</pre>
0040	<ul> <li>3405 09 Feb 1992 SimputByte, Reset, Removeratout/in</li> <li>3555 20 Feb 1992 Re-do reset, Add CkSum</li> </ul>
0041	
0042	* 3592 9 Mar 1992 Fix bug in checksum, reset
0043	*         20 Apr 1992 Add SmartWatch Loop-up Table
0044	* 3618 1 Jun 1992 Move start of mon to F1DE
0045	*
0046	<pre> * Equate Definitions: Must begin with an upper case letter</pre>
0047	<pre> * to show up in SYMbol table</pre>
0048	* EQU = Equate = CONSTant
0049	* VAR = Variable (1 byte)
0050	<pre> * PTR = POINTER var, (bytes that hold an address</pre>
0051	<pre>/* of where data is, rather than the data itself)</pre>
0052	* Must be a Page Zero VARiable
0053	<b> *</b> ADR = ADDRESS constant ('fixed' location in mem)
0054	* String Equates:Hex 0 must end any WriteString
0055	* ASC = data within quotes ' ' are Ascii chars
0056	* ASZ = ascii chars followed by 0 marking end-of-string
0057	<pre> * RASC = return char, followed by ascii chars</pre>
0058	* RASE = ret char, followed by ascii, then zero
0000	I MADZ - TEC CHAI, TOITOWED by ASCII, CHEM ZELO

0059	* 
0060	*CONSTants
0061	* 
0062	*Ascii CONSTants
0063	*
0064 define	NULL EQU 00
0065 define	ControlC EQU 03
0066 define	LineFeed EQU OA
0067 define	CReturn EQU OD
0068 define	XOFF EQU 13
0069 define	XOn EQU 14
0070 define	ControlZ EQU 1A
0071 define	Escape EQU 1B
0072 define	Space EQU 20
0073	*
0074	* BOOLEAN CONSTants
0075	* 
0076 define	FALSE EQU 00 = 'OFF'
0077 define	TRUE EQU 01 = 'ON'
0078	<b> </b> *
0079	* MASK CONSTants
0080	*
0081 define	BIT0 EQU 01 %0000 0001
0082 define	BIT1 EQU 02 %0000 0010
0083 define	BIT4 EQU 10 %0001 0000
0084 define	BIT5 EQU 20 %0010 0000
0085	
0086	* I/O Redirection CONSTants
0087	*
0088	* The following constants are used w/the Procedures GetInput
0089 0090	* & SendOutput for I/O redirection. SetInput SetOutput &
	<pre> * SetInOut allow the user to declare which routine is  * used for input or output</pre>
0091	* used for input or output.
0091 0092	<pre> * used for input or output.  * TYPE I/O=</pre>
0091 0092 0093 define	* used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source
0091 0092 0093 define 0094 define	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination</pre>
0091 0092 0093 define 0094 define 0095 define	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2  USER1 EQU 3</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2  USER1 EQU 3  USER2 EQU 4</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0099 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0099 define 0100 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0099 define 0100 define 0101	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 *</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0100 define 0101 0102	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState'</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0100 define 0101 0102 0103	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' *</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMemlOutMem2 EQU 01 0 1</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0100 define 0100 define 0101 0102 0103 0104 define 0105 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMem1OutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0106 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMemlOutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0106 define 0107	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMemlOutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73 *</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0106 define 0107 0108	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMem1OutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73 * * Timing CONSTant</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0106 define 0107 0108 0109	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMem1OutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73 * * Timing CONSTant *</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0106 define 0107 0108 0109 0110 define	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMem1OutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73 * * Timing CONSTant</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0106 define 0107 0108 0109 0110 define 0111	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMem1OutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73 * * Timing CONSTant * MSecCount EQU 0C0 was 198Z (Z=Decimal) *</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0105 define 0106 define 0107 0108 0109 0110 define 0111 0112	<pre>* used for input or output. * TYPE I/O= MEMORY1 EQU 0 Source MEMORY2 EQU 1 Destination SINGLEBYTE EQU 2 USER1 EQU 3 USER2 EQU 4 SCREEN EQU 5 KEYBOARD EQU 6 RS232 EQU 7 * * I/O Redirection CONSTants for loading into 'IOState' * InMem1OutMem2 EQU 01 0 1 InRSOutRS EQU 77 input^ ^output InRSOutUser1 EQU 73 * * Timing CONSTant * MSecCount EQU 0C0 was 198Z (Z=Decimal)</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0105 define 0106 define 0107 0108 0109 0110 define 0111 0112 0113	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2  USER1 EQU 3  USER2 EQU 4  SCREEN EQU 5  KEYBOARD EQU 6  RS232 EQU 7  *  * I/O Redirection CONSTants for loading into 'IOState'  *  InMemlOutMem2 EQU 01 0 1  InRSOutUser1 EQU 77 input^ ^output  InRSOutUser1 EQU 73  *  * Timing CONSTant  *  * SEC65V1B Serial CONSTants  *</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0105 define 0106 define 0107 0108 0109 0110 define 0111 0112	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2  USER1 EQU 3  USER2 EQU 4  SCREEN EQU 5  KEYBOARD EQU 6  RS232 EQU 7  *  * I/O Redirection CONSTants for loading into 'IOState'  *  * I/O Redirection CONSTants for loading into 'IOState'  *   InMem1OutMem2 EQU 01 0 1  InRSOutRS EQU 77 input^ ^output  InRSOutUser1 EQU 73  *  * Timing CONSTant  *  * SBC65V1B Serial CONSTants  *   SBC65V1B Serial CONSTants  *   ENABLE EQU 05 2 Stop Bits,Odd Parity,Par Disabl,8 Data</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0105 define 0106 define 0107 0108 0109 0110 define 0111 0112 0113 0114 define 0115 define	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2  USER1 EQU 3  USER2 EQU 4  SCREEN EQU 5  KEYBOARD EQU 6  RS232 EQU 7  *  * I/O Redirection CONSTants for loading into 'IOState'  *   InMem1outMem2 EQU 01 0 1  InRSOutRS EQU 77 input^ ^output  InRSOutUser1 EQU 73  *  * Timing CONSTant  *  * SBC65V1B Serial CONSTants  *  * SBC65V1B Serial CONSTants  *  ENABLE EQU 05 2 Stop Bits,Odd Parity,Par Disabl,8 Data  MODE1 EQU 0CE ASYNC 16X RATE= CE</pre>
0091 0092 0093 define 0094 define 0095 define 0096 define 0097 define 0098 define 0109 define 0100 define 0101 0102 0103 0104 define 0105 define 0105 define 0106 define 0107 0108 0109 0110 define 0111 0112 0113 0114 define	<pre> * used for input or output.  * TYPE I/O=  MEMORY1 EQU 0 Source  MEMORY2 EQU 1 Destination  SINGLEBYTE EQU 2  USER1 EQU 3  USER2 EQU 4  SCREEN EQU 5  KEYBOARD EQU 6  RS232 EQU 7  *  * I/O Redirection CONSTants for loading into 'IOState'  *  InMem1OutMem2 EQU 01 0 1  InRSOutRS EQU 77 input^ ^output  InRSOutUser1 EQU 73  *  * Timing CONSTant  *  * SBC65V1B Serial CONSTants  *  * SBC65V1B Serial CONSTants  *  ENABLE EQU 05 2 Stop Bits,Odd Parity,Par Disabl,8 Data  MODE1 EQU 0CE ASYNC 16X RATE= CE</pre>

|\*

```
|*
                         Page Zero VARiables (Mem locs 00-FF) 0119
0118
0120
                   |*Eprom Burner Vars (If you use XaRom SBR's, don't use B8-BF)
0121
                   |*
                   |ResetPointr PTR
                                     0B8 0B9
0122 define
0123 define
                   RomAdr
                                ADR
                                     OBA OBB
0124 define
                   |TotalCount
                               VAR
                                     OBC OBD
0125 define
                   |Checksum
                                VAR
                                     OBE OBF
0126
                   |*
0127
                   |*
                        User Stack
0128
                   |*
0129 define
                   |StackSpace ADR 0C0 0DE and 0DF used by Push & Pop.
0130
                   |* You have 30Z locations available to Push onto.
0131
                   |* Past that, your whole darn program blows up!!
0132
                   |* 0133
                                         |*
                                              Global POINTER s
0134
                   |*
0135 define
                   | GPOINTER
                                   ADR
                                       OEO
0136 define
                   |BufferPointer1 PTR
                                        GPOINTER
0137 define
                   |BufferPointer2 PTR
                                        GPOINTER+2
0138 define
                   |StackAddress
                                  PTR
                                       GPOINTER+4
0139 define
                   |StackPointer
                                   PTR
                                        GPOINTER+6
0140 define
                   |TempPointer
                                   PTR
                                        GPOINTER+8Z
                                                      ('Z' = Decimal)
0141 define
                   |TempBufferPtr PTR
                                        GPOINTER+10Z
0142 define
                   UserPC
                                   PTR
                                        GPOINTER+12Z User's Program Counter
                                        GPOINTER+14Z User's SWI break routine
0143 define
                   Debug
                                   PTR
0144
                   |*
0145 define
                   |IOPointer
                                ADR 0F0
                                                   Pointers to I/O routines
0146 define
                   |UserInput1 PTR IOPointer
                                                   User's input routine address
0147 define
                   |UserInput2 PTR IOPointer+2
0148 define
                   |KeyboardIn PTR
                                     IOPointer+4 User's Keyboard routine address
0149 define
                   |UserOutput1 PTR
                                     IOPointer+6 User's output routine address
0150 define
                   |UserOutput2 PTR
                                     IOPointer+8
0151 define
                   Screen
                                PTR IOPointer+10Z User's CRT routine address
0152 define
                   |HoldAByte
                                VAR IOPointer+12Z Single value par used for I/O
0153 define
                   |TempLoc
                                VAR IOPointer+13Z
0154 define
                   |UserIOVars VAR IOPointer+14Z User I/O variables
0155
                   |*
                   |*
                         PAGE 2 VARiables
0156
                   |*
0157
0158
                   |* Interrupt Vectors Summary
0159
                   |*
0160
                   |* Int
                          |Eprom Loc|Points To|Initialized To|MonitorInstalls
                                               |JMP NMIService|NMIRoutine
0161
                   |* NMI | OFFFA/B |
                                       0200
0162
                   |* Reset| OFFFC/D |
                                        0F000 |JMP Begin
                                                              1
0163
                                       0209 |JMP IntService|IRQRoutine
                   |* SWI | OFFFE/F |
0164
                   |* IRQ | OFFFE/F |
                   |* Example:
0165
0166
                   |*When a NMI interrupt signal is encountered, the CPU gets
                   |*the vector it is going to JMP to from OFFFA-OFFFB. In this
0167
0168
                   |*example, OFFFA/B contain 0200. 0200 is a loc in RAM that
0169
                   |*has been initialized by the monitor with 4C, the 'JMP'
                   |*instruction. Ram locs 0201-0202 have been initialized by
0170
0171
                   |*the monitor with the address of the NMIRoutine. Interrupt
0172
                   |*service then becomes a series of jumps, as follows:
                  |*CPU NMI>then JMP to 0200>then JMP to NMIRoutine. By having
0173
                   |*the Eprom vector pointing to a previously initialized
0174
                   |*location in RAM, you can install your OWN interrupt
0175
0176
                   |*service routines! (ISR's)
0177
                   |*
0178 define
                   |Page2
                                   ADR 0200 Monitor Installs
```

0170 define		מחג	Domo?	0200	
0179 define	NMIService	ADR	Page2		MATD aut in a
0180 define	NMIPointer	VAR	Page2+1Z	0201/202	NMIRoutine
0181 define	SWIService	ADR	Page2+3Z	0203	
0182 define	SWIPointer	VAR	Page2+4Z	0204/205	SWIRoutine
0183 define	IRQService	ADR	Page2+6Z	0206	
0184 define	IRQPointer	VAR	Page2+7Z	0207/208	IRQRoutine
0185 define	IntService	ADR	Page2+9Z	0209	_
0186 define	IntServPointer		Page2+10Z		SelectInterrupt
0187 define	Prog1Service	ADR	Page2+12Z		
0188 define	Program1Ptr	VAR	Page2+13Z		cmdI address
0189 define	Prog2Service	ADR	Page2+15Z		
0190 define	Program2Ptr	VAR	Page2+16Z		TestProgram Adr
0191 define	IRQTable	ADR	Page2+18Z	0212 to 214	(3 locations)
0192	*				
0193	* Page 2 VARia	bles			
0194	*			Hex Addres	s
0195 define	BufferEnd	VAR	Page2+21	z 0215/0216	
0196 define	StartOfBuffer1	VAR	Page2+23	z 0217/0218	
0197 define	StartOfBuffer2	VAR	Page2+25	Z 0219/021A	
0198 define	ByteCount	VAR	Page2+27	Z 021B	
0199 define	PageCount	VAR	-		
0200	*		2		
0201 define	ExitFlag	VAR	Page2+29	Z 021D	
0202 define	DebugFlag	VAR	-		
0203 define	UserFlag	VAR	-		
0204 define	ResetFlag	VAR	-		
0205 define	TraceFlag	VAR	-		
0206 define	WriteTilSent	VAR	-		
0207 define	XOnFlag	VAR	-		
0208	*	••••	ruger 55.		
0209 define	  BaudRate	VAR	Page2+36	z 0224	
0210 define	Count	VAR	-	-	
0210 define 0211 define	CPUXReg	VAR	-		
0211 define 0212 define	CPUYReg	VAR	-		
0212 define 0213 define	CPUAccumulator	VAR	-		
0213 define 0214 define	•	VAR	2		
0214 define 0215 define	CPUStatusReg		2		
	CPUPgmCounterL		-		
0216 define	CPUPgmCounterH		-		
0217 define	UserDelayTime	VAR	2		
0218 define	ErrorMsg	VAR	-		
0219 define	FillChar	VAR	-		
0220 define	InputDest	VAR	2		
0231 0221 define	IOState	VAR			
0222 define	Key		Page2+51		
0223 define	OutputDest		Page2+52		
0234 0224 define	RomStart	VAR	Page2+53	z 0235	
0236					
0225 define	TraceVar	VAR	-		
0226 define	WarmStart	VAR	-		
0227 define	SmartWatchPad	VAR	2		
0228 define	RomVars	EQU			d by Romburner
0229 define	OpenRomVar	EQU		0260 Romburne	
0230 define	UserVars	EQU		02FF 159 User	
0231 define	TempBuffer	ADR	0300 to (	030F Buffer f	or line dump routine
0232 define	WatchBuffer	ADR	0310 to (	0318	
0233	*	ADR	0319 to (	03FF Availabl	e to User.
0234	*				
0235		Hardw	are Equates	5	
0236	*				

```
0237 define |ClearSingleOut ADR 0406 0407
                |SingleOutput ADR 0410
0238 define
0239 define
                |SingleOutputOff ADR 0410
0240 define
                |SingleOutputOn ADR 0418
0241 define
                |SingleInput
                                ADR 0420
0242
                |*
0243
                 |*
                       Uart
0244
                 |*
             |RcvrReg ADR 0430
|XmtReg ADR RcvrReg
|StatusReg ADR RcvrReg+1
|ModeReg1 ADR RcvrReg+2
0245 define
0246 define
0247 define
0248 define
0249 define
                |ModeReg2 ADR ModeReg1
0250 define
                |CmdReg ADR RcvrReg+3
0251
                 |*
                |*
0252
                      Single Board Computer SYSTEM EQUates
                 |*
0253
0254 define
                |NonMaskInt ADR 0FFFA 0FFFB
0255 define
                 ResetInt
                             ADR 0FFFC 0FFFD
0256 define
                |SoftwareInt ADR 0FFFE 0FFFF
                |MaskableInt ADR 0FFFE 0FFFF
0257 define
                 |*
0258
                |*
0259
                             CODE SECTION
0260 define
                |XaMonV4B ADR 0FD78
0261 define
                            ORG 0F1DE = Start Loc of OBJ Code in SBC Memory
                1
0262
                |*
                |* Note: Labels beginning with lower case letters will NOT
0263
0264
                 |* show up in the SYMbol table file!!!
0265
                 |*
0266
                 |**----- PROCEDURES -----**
0267
                 |*
0268
                 |* Invert tense of FLAG
0269 F1DE 49 01
                |ToggleFlag EOR #01
0270 F1E0 60
                              RTS
                 0271
                 |*
0272
                 |* Maximum 30 levels deep
0273 F1E1 85 FC
                |Push STA HoldAByte PROCEDURE Push (Acc:BYTE);
0274 F1E3 5A
                             PHY
                 0275 F1E4 A4 E6
                             LDY StackPointer
               LDA HoldAByte
STA (StackAddress),Y
INC StackPointer
PLY
LDA HoldAByte
0276 F1E6 A5 FC
0277 F1E8 91 E4
0278 F1EA E6 E6
0279 F1EC 7A
                 0280 F1ED A5 FC
                 1
0281 F1EF 60
                             RTS
                 0282
                |*
0283 F1F0 5A
                |Pop
                            PHY PROCEDURE Pop (VAR Acc:BYTE);
0284 F1F1 A4 E6
                             LDY StackPointer
                I
0285 F1F3 F0 04
                             BEQ pSkip
                DEC StackPointer
0286 F1F5 C6 E6
                 LDY StackPointer
0287 F1F7 A4 E6
                 LDA (StackAddress),Y
0288 F1F9 B1 E4
                |pSkip
                              STA HoldAByte
0289 F1FB 85 FC
               I
                              PLY
0290 F1FD 7A
                1
                             LDA HoldAByte
0291 F1FE A5 FC
                 0292 F200 60
                             RTS
                1
0293
                 |*
0294 F201 48
                |FastSwap PHA 71 cycles swap top 2 stack entries
0295 F202 5A
                             PHY
```

0296 F203 A4 E6 LDY StackPointer **1** 0297 F205 88 DEY 1 0298 F206 B1 E4 LDA (StackAddress), Y 1 0299 F208 48 PHA 1 0300 F209 88 DEY 1 0301 F20A B1 E4 LDA (StackAddress),Y 0302 F20C 85 FD STA TempLoc 0303 F20E 68 1 PLA 0304 F20F 91 E4 Ι STA (StackAddress), Y 0305 F211 C8 1 INY 0306 F212 A5 FD LDA TempLoc 1 0307 F214 91 E4 STA (StackAddress),Y 0308 F216 C8 INY 1 0309 F217 84 E6 STY StackPointer 1 0310 F219 7A PLY 0311 F21A 68 PLA 0312 F21B 60 RTS 0313 |\* 0314 F21C 20 E1 F1 |SaveRegs JSR Push save Accum & all other CPU regs 0315 F21F 8A TXA JSR Push 0316 F220 20 E1 F1 | save X TYA 0317 F223 98 0318 F224 20 E1 F1 | JSR Push save Y 0319 F227 08 | PHP 0320 F228 68 PLA 0321 F229 20 E1 F1 | JSR Push save status 0322 F22C 60 | RTS 0323 |\* 0324 |\* Note: 0325 |\*Equal number of pushes and pops must be executed between 0326 |\*calls to SaveRegs and RestoreRegs, otherwise strange results 0327 |\*may occur. 0328 F22D 20 F0 F1 |RestoreRegs JSR Pop 0329 F230 48 PHA 0330 F231 20 F0 F1 | JSR Pop restore Y 0331 F234 A8 TAY 0332 F235 20 F0 F1 | JSR Pop restore X TAX 0333 F238 AA 0334 F239 20 F0 F1 | JSR Pop 0335 F23C 48 PHA 0336 F23D 68 PLA restore Accum 0337 F23E 28 PLPrestore status 1 0338 F23F 60 RTS 0339 |\* 0340 |\* "Hard Save" registers to Global Vars rather than Userstack 0341 |\* 0342 F240 8D 29 02 |SaveSXYAP STA CPUAccumulator 0343 F243 08 PHP 1 0344 F244 68 PLA 0345 F245 8D 2A 02 | STA CPUStatusReg STA CPUStatuskeg STY CPUYReg STX CPUXReg PLA STA CPUPgmCounterLo PLA STA CPUPgmCounterHi PHA LDA CPUPgmCounterLo PHA 0346 F248 8C 28 02 | 0347 F24B 8E 27 02 | 0348 F24E 68 0349 F24F 8D 2B 02 | 0350 F252 68 0351 F253 8D 2C 02 | 0352 F256 48 0353 F257 AD 2B 02 | 0354 F25A 48 PHA 

0355 F25B 60 | RTS |\* 0356 0357 F25C AD 2A 02 |RestoreSXYA LDA CPUStatusReg 0358 F25F 48 PHA 0359 F260 AC 28 02 | LDY CPUYReg LDY CPUIReg LDX CPUXReg LDA CPUAccumulator PHA 0360 F263 AE 27 02 | 0361 F266 AD 29 02 | 0362 F269 48 0363 F26A 68 PLA 1 l 0364 F26B 28 PLP 0365 F26C 60 RTS 0366 |\*Software timing routines tweeked using a frequency counter |FastWait NOP PROCEDURE FastWait; | NOP BEGIN 0367 F26D EA 0368 F26E EA 0369 F26F EA NOP END FastWait; 1 0370 F270 60 1 RTS |\* 0371 0372 F271 20 6D F2 |TenthMilliSec JSR FastWait .0001 Secs JSR FastWait 0373 F274 20 6D F2 | JSR FastWait 0374 F277 20 6D F2 | JSR FastWait 0375 F27A 20 6D F2 | 0376 F27D EA | NOP 0377 F27E EA NOP 0378 F27F 60 | RTS 0379 |\* 0380 F280 20 71 F2 |HalfMilliSec JSR TenthMilliSec .0005 Secs 

 0380
 F280
 20
 71
 F2
 [HalfMilliSec
 JSR
 TenthMilliSec

 0381
 F283
 20
 71
 F2
 |
 JSR
 TenthMilliSec

 0382
 F286
 20
 71
 F2
 |
 JSR
 TenthMilliSec

 0383
 F289
 20
 71
 F2
 |
 JSR
 TenthMilliSec

 0383
 F289
 20
 71
 F2
 |
 JSR
 TenthMilliSec

 0384
 F28C
 20
 71
 F2
 |
 JSR
 TenthMilliSec

 0384
 F28C
 20
 71
 F2
 |
 JSR
 TenthMilliSec

 0385
 F28F
 20
 6D
 F2
 |
 JSR
 FastWait

 0386
 F292
 20
 6D
 F2
 |
 JSR
 FastWait

 0387
 F295
 EA
 |
 NOP
 |
 NOP

 0388
 F296
 EA
 |
 NOP
 |
 RTS

 0389 F297 60 RTS 0390 |\* 0391 F298 20 80 F2 |MilliSecDelay JSR HalfMilliSec .001 Secs 0392 F29B 20 80 F2 | JSR HalfMilliSec 0393 F29E 60 RTS 0394 |\* 0395 |\* Enter w/# of mSecs in Y reg 0 to FF Hex |\* 0396 |MSecDelay PHX | CPY 0397 F29F DA PROCEDURE MSecDelay(YReg:BYTE); #0 0398 F2A0 C0 00 CPY 0399 F2A2 F0 18 BEQ mSecOut 0400 F2A4 EA NOP 0401 F2A5 C0 01 CPY #1 BNE delay0 0402 F2A7 D0 03 0403 F2A9 4C B7 F2 | JMP lastdelay 0404 F2AC 88 |delay0 DEY |delay1 |delay2 0405 F2AD A2 C0 LDX #MSecCount 0406 F2AF CA DEX 0407 F2B0 D0 FD I I BNE delay2 0408 F2B2 EA 1 NOP NOP 0409 F2B3 EA | DEY | BNE delay1 |lastdelay LDX #MSecCount |delay3 DEX 0410 F2B4 88 0411 F2B5 D0 F6 0412 F2B7 A2 C0 0413 F2B9 CA

0414 F2BA D0 FD	BNE	delay3
0415 F2BC FA	mSecOut PLX	-
0416 F2BD 60	RTS	
0417	*	
0418	<pre>/* delay for 1 ten</pre>	th sec.
0419 F2BE 5A	TenthSec PHY	.1Secs
0420 F2BF A0 64		#100Z
0421 F2C1 20 9F F2	JSR	MSecDelay MSecDelay(100);
0422 F2C4 20 98 F2		MilliSecDelay
0423 F2C7 20 98 F2	-	MilliSecDelay
		HalfMilliSec
		TenthMilliSec
	JSR	TenthMilliSec
0427 F2D3 20 71 F2	JSR	TenthMilliSec
0428 F2D6 20 71 F2	JSR	TenthMilliSec
0429 F2D9 20 71 F2	JSR	TenthMilliSec
0430 F2DC 20 6D F2	JSR	FastWait
0431 F2DF 20 6D F2	JSR	FastWait
0432 F2E2 7A	PLY	
0433 F2E3 60	RTS	
0434	*	
0435 F2E4 DA	Delay1Second PHX	1 Sec
0436 F2E5 A2 0A	LDX	#10Z
0437 F2E7 20 BE F2	d1SLup JSR	TenthSec
0438 F2EA CA	DEX	
0439 F2EB D0 FA	BNE	d1SLup
0440 F2ED FA	PLX	
0441 F2EE 60	RTS	
0442	*	
0443	*PROCEDURE DelayS	econds (XReg:BYTE ) ;
0444	<pre> *Enter w/ X Reg:=</pre>	NumOfSeconds
0445 F2EF 20 E4 F2	DelaySeconds JSR	Delay1Second
0446 F2F2 CA	DEX	
0447 F2F3 D0 FA	BNE	DelaySeconds
0448 F2F5 60	RTS	
0449	*	
0450	* Pin 22. Gen Pur	
0451 F2F6 2C 31 04		5
0452 F2F9 10 03	BPL BPL	
0453 F2FB A9 00	LDA	#FALSE dsr is Lo (*Acc:=Result*)
0454 F2FD 60	RTS	
0455 F2FE A9 01	•	#TRUE dsr is Hi
0456 F300 60	RTS	
0457	*  +	
0458		urpose output. Can be used for bank
0459	*switching 64K Ep	
0460		<pre>Bit(Acc:BOOLEA N); (*Acc:=Level*)</pre>
0461		
0462 F301 D0 09	SetRTSBit BNE	
0463 F303 AD 33 04		-
0464 F306 09 20 0465 F308 8D 33 04	•	#BIT5
0465 F308 60 55 04	RTS	CmdReg
0467 F30C AD 33 04	•	CmdReg
0467 F30C AD 33 04 0468 F30F 29 DF		#0DF
0468 F30F 29 DF 0469 F311 8D 33 04	-	
0409 F311 8D 55 04 0470 F314 60	RTS	
0470 1514 00	*	
0472		en Purpose output.
	,	

0473 F315 D0 09 |SetDTRBit BNE SetDTRBitHi 0474 F317 AD 33 04 |SetDTRBitLo LDA CmdReg 0475 F31A 09 02 | ORA #BIT1 0476 F31C 8D 33 04 | STA CmdReg 0477 F31F 60 RTS 0478 F320 AD 33 04 |SetDTRBitHi LDA CmdReg 0479 F323 29 FD AND #0FD 0480 F325 8D 33 04 | STA CmdReg 0481 F328 60 RTS 0482 |\* 0483 |\* Ck RS232 Port for an incoming CHAR once 0484 |\* RETURN '1' in Accum IF a char present, '0' if not 0485 |\* Pin 16 DCD.L of Uart must be low for receiver to operate, 0486 |\* CTS.L for xmtr. Char is passed in HoldAByte. 0487 |\* PROCEDURE BusyReadRS232(VAR HoldAByte:CHAR;Acc:BO OLEAN); 0488 |\* 0489 F329 AD 31 04 |BusyReadRS232 LDA StatusReg 0490 F32C 29 02 AND #BIT1 | 0491 F32E F0 08 BEQ busyout Т LDA RcvrReg 0492 F330 AD 30 04 | 0493 F333 85 FC STA HoldAByte is used by many I/O Subroutines 1 0494 F335 A9 01 LDA #TRUE Т 0495 F337 60 RTS 0496 F338 A9 00 LDA #FALSE |busyout 0497 F33A 60 RTS 0498 1\* |\*PROCEDURE ReadRS232(VAR HoldAByte:CHAR); 0499 0500 |\* 0501 F33B 20 29 F3 |ReadRS232 JSR BusyReadRS232 0502 F33E F0 FB BEQ ReadRS232 0503 F340 A5 FC LDA HoldAByte 0504 F342 60 RTS 1 0505 0506 |\*Send a char out RS232 port via 'HoldAByte' 0507 |\*PROCEDURE WriteRS232(HoldAByte:C HAR); 0508 |\* 0509 F343 AD 31 04 |WriteRS232 LDA StatusReg 0510 F346 29 01 | AND #BITO 0511 F348 F0 06 BEQ ckRsOut LDA HoldAByte 0512 F34A A5 FC T 0513 F34C 8D 30 04 | STA XmtReg 0514 F34F 60 RTS 0515 F350 AD 22 02 |ckRsOut LDA WriteTilSent 0516 F353 D0 EE BNE WriteRS232 0517 F355 60 RTS 0518 |\* 0519 F356 A9 14 |UnLockTransmit LDA #XOn 0520 F358 85 FC STA HoldAByte 0521 F35A 20 43 F3 | JSR WriteRS232 0522 F35D 60 RTS 0523 |\* 0524 |\* BusyRead RS232 port,RETURN TRUE if Esc char detected. 0525 |\* 0526 F35E DA |QuickEscTest PHX 0527 F35F A2 20 LDX #020 0528 F361 20 29 F3 |rdLup JSR BusyReadRS232 0529 F364 D0 03 BNE qcontCk 0530 F366 CA DEX Т 0531 F367 D0 F8 BNE rdLup 

0532 F369 A5 FC |qcontCk LDA HoldAByte 0533 F36B C9 9B CMP #9B 1 0534 F36D F0 0B BEQ yesGo 0535 F36F C9 1B CMP #1B 0536 F371 F0 07 BEQ yesGo 0537 F373 20 56 F3 | JSR UnLockTransmit 0538 F376 FA | noGo PLX 0539 F377 A9 00 LDA **#FALSE** 1 0540 F379 60 RTS |yesGo 0541 F37A FA PLX 0542 F37B A9 01 LDA **#TRUE** 0543 F37D 60 RTS 0544 |\* 0545 |\* Set Baud Rate of 2651 Uart chip 0546 |\* |SetBaud LDA #MODE1 0547 F37E A9 CE 

 0548
 F380
 8D
 32
 04
 |
 STA
 ModeReg1

 0549
 F383
 AD
 24
 02
 |
 LDA
 BaudRate

 0550
 F386
 8D
 32
 04
 |
 STA
 ModeReg2

 0551
 F389
 60
 |
 RTS
 0552

 |\* |InitUart LDA #3F 0553 F38A A9 3F 19,200 Baud Regular 0554 F38C 8D 24 02 | STA BaudRate JSR SetBaud LDA #ENABLE STA CmdReg LDA RcvrReg 0555 F38F 20 7E F3 | 0556 F392 A9 05 | 0557 F394 8D 33 04 | 0558 F397 AD 30 04 | 0559 F39A 60 RTS 0560 |\* 0561 F39B A9 00 |InitCkSum LDA #0 PROCEDURE InitCkSum; 0562 F39D 85 BE STA Checksum 0563 F39F 85 BF I STA Checksum+1 0564 F3A1 60 RTS 0565 |\* Enter with num to be added in Accum 0566 F3A2 18 |CheckSumAdd CLC 0567 F3A3 65 BE 1 ADC Checksum 0568 F3A5 85 BE STA Checksum 0569 F3A7 90 02 skipRdInc BCC 0570 F3A9 E6 BF INC Checksum+1 0571 F3AB 60 RTS |skipRdInc 0572 |\* 0573 |\* Calculate Checksum of buffer 0574 |\* JSR ResetBuffer Pointe JSR GenEndAdr |csLup LDA (BufferPointer1),Y | JSR CheckSumAdd | JSR CkEndOfBuff | BEO 0575 F3AC 20 9B F3 |CheckSum JSR InitCkSum 0576 F3AF 20 8B FA | JSR ResetBuffer Pointers Forward Reference FW 0577 F3B2 20 1E FA | JSR GenEndAdr 0577 F3B2 20 1E FA | 0578 F3B5 B1 E0 0579 F3B7 20 A2 F3 | 0580 F3BA 20 EC FA | BEQ csLup JSR WriteString FW RASZ 'Checksum= ' 0581 F3BD F0 F6 | 0582 F3BF 20 AA F5 | 0583 F3C2 8D 43 68 | 0583 F3C5 65 63 6B | 0583 F3C8 73 75 6D | 0583 F3CB 3D 20 00 | 0584 F3CE A9 BE LDA #Checksum JSR PrintWord in Hex, JSR WriteCard for Dec 0585 F3D0 20 4C F7 | RTS 0586 F3D3 60 |\* 0587 |SetOutput AND #0F 0588 F3D4 29 OF

0589 F3D6 8D 34 02 | STA OutputDest 0590 F3D9 60 RTS 0591 |\* 0592 F3DA 29 OF |SetInput AND #OF 0593 F3DC 8D 31 02 | 0594 F3DF 60 | STA InputDest RTS |\* 0595 0596 |\* Set Input/Output Devices for GetInput & SendOutput 0597 **|\*** PROCEDURES 0598 F3E0 8D 32 02 |SetInOut STA IOState 0599 F3E3 20 D4 F3 | JSR SetOutput LDA IOState LSR 0600 F3E6 AD 32 02 | 0601 F3E9 4A | 0602 F3EA 4A LSR 1 0603 F3EB 4A LSR 0603 F3EB 4A | 0604 F3EC 4A | LSR 0605 F3ED 20 DA F3 | JSR SetInput RTS 0606 F3F0 60 | 0607 |\* 0608 |\* Example: 0609 |\* 0610 F3F1 A9 77 |SetIOToRS232 LDA #InRSOutRS JSR SetInOut 0611 F3F3 20 E0 F3 | 0612 F3F6 60 | RTS 0613 |\* 0614 F3F7 A9 73 |SetIOToRSInUser1Out LDA #InRSOutUser1 0615 F3F9 20 E0 F3 | JSR SetInOut 0616 F3FC 60 RTS 0617 |\* 0618 |\* Single input routine, enter w/bit in Accum, 0619 **|\* RETURN BOOLEAN in Accum** 0620 |\* 0621 F3FD 5A |GetSingleInput PHY 0622 F3FE A8 TAY 0623 F3FF B9 20 04 | LDA SingleInput,Y 0624 F402 30 04 | BMI singleInTrue 0625 F404 A9 00 LDA #FALSE BOOLEAN value if bit is 0 1 0626 F406 7A PLY 0627 F407 60 RTS LDA #TRUE BOOLEAN value if bit is 1 0628 F408 A9 01 |singleInTrue 0629 F40A 7A PLY 0630 F40B 60 RTS 1 0631 |\* 0632 F40C A2 08 |SInputByte LDX #8 0633 F40E A0 07 LDY #7 1 0634 F410 64 FD STZ TempLoc 0635 F412 B9 20 04 |inByteLup LDA SingleInput,Y 0636 F415 2A ROL l 0637 F416 26 FD ROL TempLoc 0638 F418 88 |sibCkOut DEY 0639 F419 CA DEX 0640 F41A D0 F6 BNE inByteLup 0641 F41C A5 FD LDA TempLoc 0642 F41E 60 RTS 0643 F41F 38 SEC |rolInPos 0644 F420 26 FD ROL TempLoc 0645 F422 80 F4 BRA sibCkOut 0646 |\* 0647 |\* Redirectable Input Routines

0648	<b>E</b> 404	60	Π0		*   11 = = = T = 1	THE	(II.c. Translat)
					UserIn1		(UserInput1)
					UserIn2		(UserInput2)
	F4ZA	60	£4		KeyIn  *	JMP	(KeyboardIn)
0652					•		ante avide investo aith De discontinu
0653							yte-wide input with Re-direction
0654						i Get	<pre>Input(VAR HoldAByte:CHAR;Input Dest:I/0);</pre>
0655	- 405	• •	~1		*		
	F42D			02	GetInput	LDA	-
	F430				1	CMP	#MEMORY1
	F432				1	-	GetMem1
	F434				1	CMP	
	F436				1		GetMem2
	F438				1	CMP	
	F43A				1		GetByteIn
	F43C				1	CMP	
	F43E				1	-	GetUser1
	F440				1	CMP	
	F442				1		GetUser2
	F444				1	CMP	-
	F446				1	-	GetKeyIn #Daaco
	F448				1	CMP	-
	F44A F44C				1	BEQ	GetRS232 #'I'
	F44C			02	1	STA	-
	F451		26	02	1	RTS	ErrorMsg
	F451		ت Ω		  GetMem1	LDA	(BufferPointer1),Y
	F454				l	STA	
	F456		10		1	RTS	noruhbyte
	F457		E2		GetMem2	LDA	(BufferPointer2),Y
	F459					STA	HoldAByte
	F45B					RTS	
			0C	F4	GetByteIn		SInputByte
	F45F					STA	HoldAByte
	F461				Ì	RTS	-
0683	F462	20	24	F4	GetUser1	JSR	UserIn1
0684	F465	60			Ì	RTS	
0685	F466	20	27	F4	GetUser2	JSR	UserIn2
0686	F469	60			1	RTS	
0687	F46A	20	2A	F4	GetKeyIn	JSR	KeyIn
	F46D				-	RTS	-
0689	F46E	20	3в	F3	GetRS232	JSR	ReadRS232
0690	F471	60			I	RTS	
0691					*		
0692					* Single (	Dutpu	t
0693					*		
0694	F472	5A			AssertSing	gleOu	t PHY
0695	F473	<b>A</b> 8			I		TAY
0696	F474	в9	10	04	I		LDA SingleOutput,Y
0697	F477	7 <b>A</b>			I		PLY
0698	F478	60			I		RTS
0699					*		
0700	F479	8A			TurnBitOf	E	TXA
0701	F47A	20	72	F4	SOutOff		JSR AssertSingleOut
	F47D	60			I		RTS
0703					*		
	F47E				TurnBitOn		TXA
	F47F				SOutOn		CLC
0706	F480	69	08		I		ADC #8

0707 F482 20 72 F4		JSR AssertSingleOut
0708 F485 60		RTS
0709	*	
0710 F486 85 FC	SOutputByte	STA HoldAByte
0711 F488 DA		PHX
0712 F489 5A		PHY
0713 F48A A2 07	l	LDX #7
0714 F48C A0 08	1	LDY #8
0715 F48E A5 FC	byteLup	LDA HoldAByte
0716 F490 2A	· · <u>·</u>	ROL
0717 F491 85 FC		STA HoldAByte
0718 F493 B0 0B	1	BCS turnBitOn
0719 F495 20 79 F4	1	JSR TurnBitOff
0720 F498 CA	ı  innrLup	DEX
	I TIULT TOD	
0721 F499 88		DEY
0722 F49A D0 F2		BNE byteLup
0723 F49C 2A		ROL
0724 F49D 7A	l	PLY
0725 F49E FA		PLX
0726 F49F 60		RTS
0727 F4A0 20 7E F4	turnBitOn	JSR TurnBitOn
0728 F4A3 80 F3	l	BRA innrLup
0729	*	
0730	<b>*</b> Redirectable	Output Routines
0731	*	-
0732 F4A5 6C F6 00	UserOut1 JME	P (UserOutput1)
0733 F4A8 6C F8 00		P (UserOutput2)
0734 F4AB 6C FA 00	ScreenOut JME	-
	*  *	- ()
0736	i  (eneralized (	UNEDNE WIED RE-direction
		Output with Re-direction ndOutput(HoldABvte:C HAR:Output Dest:I/O):
0737	<b> * PROCEDURE Ser</b>	Output with Re-direction ndOutput(HoldAByte:C HAR;Output Dest:I/O);
0737 0738	* PROCEDURE Ser  *	ndOutput(HoldAByte:C HAR;Output Dest:I/O);
0737 0738 0739 F4AE AD 34 02	* PROCEDURE Ser  *  SendOutput LDA	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00	* PROCEDURE Ser  *  SendOutput LDA   CMP	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP  BEQ  CMP	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP	ndOutput (HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22	* PROCEDURE Ser  *  SendOutput LDA   CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP	ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22	* PROCEDURE Ser  *  SendOutput LDA   CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ  CMP  BEQ	ndOutput (HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22 0754 F4CD A9 4F	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP   BEQ   CMP	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O'</pre>
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22 0754 F4CD A9 4F 0755 F4CF 8D 2F 02	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg</pre>
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22 0754 F4CD A9 4F 0755 F4CF 8D 2F 02 0756 F4D2 60	* PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg</pre>
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22 0754 F4CD A9 4F 0755 F4CF 8D 2F 02 0756 F4D2 60 0757 F4D3 A5 FC	<pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA</pre>	ndOutput (HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22 0755 F4CF 8D 2F 02 0756 F4D2 60 0757 F4D3 A5 FC 0758 F4D5 91 E0	<pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA</pre>	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre>
0737 0738 0739 F4AE AD 34 02 0740 F4B1 C9 00 0741 F4B3 F0 1E 0742 F4B5 C9 01 0743 F4B7 F0 1F 0744 F4B9 C9 02 0745 F4BB F0 20 0746 F4BD C9 03 0747 F4BF F0 22 0748 F4C1 C9 04 0749 F4C3 F0 22 0750 F4C5 C9 05 0751 F4C7 F0 22 0752 F4C9 C9 07 0753 F4CB F0 22 0754 F4CD A9 4F 0755 F4CF 8D 2F 02 0756 F4D2 60 0757 F4D3 A5 FC	<pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA</pre>	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre>
0737         0738         0739       F4AE       AD       34       02         0740       F4B1       C9       00         0741       F4B3       F0       1E         0742       F4B3       F0       1E         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0743       F4B7       F0       1F         0743       F4B7       F0       1F         0744       F4B9       C9       02         0745       F4B8       F0       20         0745       F4B8       F0       20         0745       F4B7       F0       22         0746       F4B7       F0       22         0747       F4B7       F0       22         0748       F4C1       C9       04         0749       F4C3       F0       22         0750       F4C7       F0       22         0751       F4C7       F0       22         0753       F4C8       P0       25         0755 <td< td=""><td><pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA</pre></td><td><pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre></td></td<>	<pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA</pre>	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre>
0737         0738         0739       F4AE       AD       34       02         0740       F4B1       C9       00         0741       F4B3       F0       1E         0742       F4B3       F0       1E         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0743       F4B7       F0       1F         0743       F4B7       F0       1F         0744       F4B9       C9       02         0745       F4B8       F0       20         0745       F4B8       F0       20         0745       F4B7       F0       22         0746       F4B7       F0       22         0747       F4B7       F0       22         0748       F4C1       C9       04         0749       F4C3       F0       22         0750       F4C7       F0       22         0751       F4C7       F0       22         0753       F4C8       P0       25         0755 <td< td=""><td><pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA   STA   RTS</pre></td><td><pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y HoldAByte</pre></td></td<>	<pre> *  *  SendOutput LDA   CMP   BEQ   CMP   STA   RTS  SendMem1 LDA   STA   RTS</pre>	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y HoldAByte</pre>
0737         0738         0739       F4AE       AD       34       02         0740       F4B1       C9       00         0741       F4B3       F0       1E         0742       F4B5       C9       01         0743       F4B7       F0       1F         0743       F4B7       F0       1F         0743       F4B7       F0       1F         0744       F4B9       C9       02         0745       F4B8       F0       20         0746       F4B7       F0       22         0747       F4B7       F0       22         0748       F4C1       C9       04         0749       F4C3       F0       22         0750       F4C5       C9       05         0751       F4C7       F0       22         0752       F4C9       C9       07         0753       F4C8       P0       25         0754       F4C9       A9       4F         0755       F4C7       80       2F       02         0756       F4D2       60       07       758       F	<pre> *  *  SendOutput LDA   CMP   BEQ   CMP   C</pre>	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre>
0737         0738         0739       F4AE       AD       34       02         0740       F4B1       C9       00         0741       F4B3       F0       1E         0742       F4B5       C9       01         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0743       F4B7       F0       1F         0744       F4B9       C9       02         0745       F4B8       F0       20         0745       F4B8       F0       20         0745       F4B7       F0       22         0746       F4B7       F0       22         0747       F4B7       F0       22         0748       F4C1       C9       04         0749       F4C3       F0       22         0750       F4C3       F0       22         0751       F4C7       F0       22         0753       F4C8       P0       25         0755 <td< td=""><td> * PROCEDURE Ser  *  SendOutput LDA  CMP  BEQ  CMP  CMP  CMP  CMP  CMP  CMP  CMP  CMP</td><td><pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre></td></td<>	* PROCEDURE Ser  *  SendOutput LDA  CMP  BEQ  CMP  CMP  CMP  CMP  CMP  CMP  CMP  CMP	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y</pre>
0737         0738         0739       F4AE       AD       34       02         0740       F4B1       C9       00         0741       F4B3       F0       1E         0742       F4B5       C9       01         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0743       F4B7       F0       1F         0744       F4B9       C9       02         0745       F4B8       F0       20         0745       F4B8       F0       20         0745       F4B7       F0       22         0746       F4B7       F0       22         0747       F4B7       F0       22         0748       F4C1       C9       04         0749       F4C3       F0       22         0750       F4C3       F0       22         0751       F4C7       F0       22         0753       F4C8       P0       25         0755 <td< td=""><td> * PROCEDURE Ser  *  SendOutput LDA  CMP  BEQ  CMP  CMP  CMP  CMP  CMP  CMP  CMP  CMP</td><td><pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y HoldAByte</pre></td></td<>	* PROCEDURE Ser  *  SendOutput LDA  CMP  BEQ  CMP  CMP  CMP  CMP  CMP  CMP  CMP  CMP	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y HoldAByte</pre>
0737         0738         0739       F4AE       AD       34       02         0740       F4B1       C9       00         0741       F4B3       F0       1E         0742       F4B5       C9       01         0742       F4B7       F0       1F         0742       F4B7       F0       1F         0743       F4B7       F0       1F         0744       F4B9       C9       02         0745       F4B8       F0       20         0745       F4B8       F0       22         0745       F4B7       F0       22         0747       F4B7       F0       22         0748       F4C1       C9       04         0749       F4C3       F0       22         0750       F4C5       C9       05         0751       F4C7       F0       22         0752       F4C9       C9       07         0753       F4C8       B0       2F       02         0754       F4C9       A9       4F         0755       F4C7       8D       2F       02	<pre> * PROCEDURE Ser  *  SendOutput LDA   CMP   BEQ   CMP   CMP  </pre>	<pre>ndOutput(HoldAByte:C HAR;Output Dest:I/O); OutputDest #MEMORY1 SendMem1 #MEMORY2 SendMem2 #SINGLEBYTE SendByte #USER1 SendUser1 #USER2 SendUser2 #SCREEN SendScreen #RS232 SendRS232 #'O' ErrorMsg HoldAByte (BufferPointer1),Y HoldAByte (BufferPointer2),Y HoldAByte SOutputByte</pre>

0766 F4E3 20 A5 F4 |SendUser1 JSR UserOut1 0767 F4E6 60 RTS 0768 F4E7 20 A8 F4 |SendUser2 JSR UserOut2 0769 F4EA 60 RTS 0770 F4EB 20 AB F4 |SendScreen JSR ScreenOut 0771 F4EE 60 RTS Т 0772 F4EF 20 43 F3 |SendRS232 JSR WriteRS232 0773 F4F2 60 RTS 1 |\* 0774 0775 F4F3 20 2D F4 |Wait4Char JSR GetInput 0776 F4F6 A5 FC LDA HoldAByte 1 0777 F4F8 29 7F AND #7F 0778 F4FA CD 33 02 | CMP Key 0779 F4FD F0 02 BEQ wOut **I** 0780 F4FF D0 F2 BNE Wait4Char 1 0781 F501 60 |wOut RTS |\* 0782 0783 F502 AD 33 02 |Wait4Space LDA Key 0784 F505 48 PHA LDA #'' 0785 F506 A9 20 0786 F508 8D 33 02 | STA Key 0787 F50B 20 F3 F4 | JSR Wait4Char 0788 F50E 68 PLA 0789 F50F 8D 33 02 | STA Key 0790 F512 60 RTS 0791 |\* |\* Pass Ascii byte in ACCumulator. 0792 0793 **|\* RETURN TRUE IF =Space, CReturn, OR Y** 0794 |\* |SCROrYesCk AND #7F 0795 F513 29 7F 0796 F515 C9 59 CMP #'Y' 0797 F517 F0 OF BEQ scr1 0798 F519 C9 79 CMP #'y' 0799 F51B F0 0B BEQ scr1 0800 F51D C9 0D CMP #CReturn 0801 F51F F0 07 BEQ scr1 0802 F521 C9 20 CMP #Space 0803 F523 F0 03 BEQ scr1 0804 F525 A9 00 LDA #FALSE 0805 F527 60 RTS 0806 F528 A9 01 |scr1 LDA #TRUE 0807 F52A 60 RTS 1 0808 1\* 0809 F52B A9 00 |DisableXOnHandShake LDA #FALSE 0810 F52D 8D 23 02 | STA XOnFlag 0811 F530 60 RTS |\* 0812 |EnableXOnHandShake LDA #TRUE 0813 F531 A9 01 0814 F533 8D 23 02 | STA XOnFlag 0815 F536 60 RTS 0816 |\* 0817 |\* Use "GetInput" to Rcv an 'XOn' 0818 |\* PROCEDURE ReadChar(VAR HoldAByte:CHAR); |\* 0819 0820 F537 20 2D F4 |ReadChar JSR GetInput 0821 F53A A5 FC | LDA HoldAByte 0822 F53C 29 7F AND #7F 0823 F53E C9 14 CMP #XOn 0824 F540 F0 F5 BEQ ReadChar ignore XOn chars from JTerm-inal 

0825 F542 85 FC | STA HoldAByte 0826 F544 60 RTS 0827 |\* |\*Send one char to output device. May create erratic behavior 0828 0829 |\*on non Ascii chars, when sending to a terminal. 0830 |\* PROCEDURE WriteChar(Acc:CHAR;XO nFlag:BOOLEAN); |\* 0831 0832 F545 48 |WriteChar PHA 0833 F546 AD 23 02 | LDA XOnFlag I BEQ wchSkip If handshake on JSR Wait4Char THEN wait for XOn char 0834 F549 F0 03 0835 F54B 20 F3 F4 | 0836 F54E 68 |wchSkip PLA ELSE don't STA HoldAByte JSR SendOutput 0837 F54F 85 FC END; 1 0838 F551 20 AE F4 | 0839 F554 A5 FC LDA HoldAByte 1 0840 F556 60 RTS 0841 |\* 0842 |\* Wait for an Esc or a SpaceBar 0843 |\* 0844 F557 20 37 F5 |SpaceEscWait JSR ReadChar 0845 F55A C9 1B 1 CMP #Escape 0846 F55C F0 04 BEQ tSkp 0847 F55E C9 20 CMP #Space 0848 F560 D0 F5 BNE SpaceEscWait 0849 F562 60 |tSkp RTS 0850 |\* |\* Enter w/char in 'Acc' & # of chars in 'X' 0851 0852 |\* 0853 F563 20 45 F5 |SendChars JSR WriteChar 0854 F566 CA DEX 0855 F567 D0 FA BNE SendChars 0856 F569 60 RTS |\* 0857 0858 |\* Send Carriage Return 0859 F56A A9 0D |WriteLn LDA #CReturn 0860 F56C 20 45 F5 | JSR WriteChar 0861 F56F 60 RTS |\* 0862 0863 |\* Send CR LineFeed |\* 0864 0865 F570 20 6A F5 |SendCRLF JSR WriteLn LDA #LineFeed JSR WriteChar 0866 F573 A9 0A |SendLNFD 0867 F575 20 45 F5 | 0868 F578 60 RTS 0869 |\* 0870 F579 A9 03 |ReleaseHost LDA #ControlC 0871 F57B 20 45 F5 | JSR WriteChar 0872 F57E 60 RTS + ا 0873 0874 |\* Clear dumb terminal screen 0875 |\* |ClearScreen LDA #ControlZ 0876 F57F A9 1A STA HoldAByte 0877 F581 85 FC I 0878 F583 20 43 F3 | JSR WriteRS232 RTS 0879 F586 60 0880 |\* 0881 F587 48 |SendABarSave PHA 0882 F588 A9 7C | LDA #'|' 0883 F58A 20 45 F5 | JSR WriteChar

0884 F58D 68 PLA T 0885 F58E 60 RTS 1 0886 1\* |SendADash #'-' 0887 F58F A9 2D LDA 0888 F591 20 45 F5 | JSR WriteChar 0889 F594 60 RTS |\* 0890 #'' 0891 F595 A9 20 |SendASpace LDA 0892 F597 20 45 F5 | JSR WriteChar 0893 F59A 60 RTS Т 0894 |\* 0895 F59B A2 03 |Send3Spaces LDX #3 0896 F59D A9 20 LDA #Space Т 0897 F59F 20 63 F5 | JSR SendChars 0898 F5A2 60 RTS 1 |\* 0899 0900 |\* Initialize dumb terminal |\* 0901 0902 F5A3 20 8A F3 |InitTerminal JSR InitUart 0903 F5A6 20 7F F5 | JSR ClearScreen 0904 F5A9 60 RTS |\* 0905 0906 |\* Send message string to Currently Installed Output Device 0907 |\* CIOD. Weird results if you forget 0 |\* 0908 at end of your string! See PrintID 0909 |\* PROCEDURE WriteString(str:ARRAY OF CHAR); |\* 0910 0911 F5AA 68 |WriteString PLA pull Pgm Counter Lo off stack 0912 F5AB 85 EA TempBufferPtr STA 1 0913 F5AD 68 PLA pull Pgm Counter Hi off stack Т 0914 F5AE 85 EB STA TempBufferPtr+1 Т 0915 F5B0 5A PHY save Y reg 0916 F5B1 A0 00 LDY #0 T 0917 F5B3 E6 EA INC TempBufferPtr Inc PC lo |loopR 0918 F5B5 D0 02 BNE skipAdr 0919 F5B7 E6 EB INC TempBufferPtr+1 Inc PC hi 0920 F5B9 B1 EA (TempBufferPtr),Y |skipAdr LDA 0921 F5BB F0 07 BEO msaRTS hex 0 ends procedure 0922 F5BD 20 45 F5 | WriteChar send char out JSR 0923 F5C0 A9 01 LDA #1 T 0924 F5C2 D0 EF BNE loopR Т 0925 F5C4 7A PLY |msgRTS restore Y reg 0926 F5C5 A5 EB LDA TempBufferPtr+1 restore altered Program 0927 F5C7 48 PHA Counter to CPU Stack T 0928 F5C8 A5 EA LDA TempBufferPtr T 0929 F5CA 48 PHA T 0930 F5CB 60 RTS |\* 0931 0932 F5CC 20 AA F5 |PrintId JSR WriteString 0933 F5CF 8D 4A 43 | RASZ 'JComm LAB uCEL (TM) XaMonV4B-1' 0933 F5D2 6F 6D 6D | 0933 F5D5 20 4C 41 | 0933 F5D8 42 20 75 1 0933 F5DB 43 45 4C | 0933 F5DE 28 54 4D | 0933 F5E1 29 20 58 | 0933 F5E4 61 4D 6F | 0933 F5E7 6E 56 34 | 0933 F5EA 42 2D 31 | 0933 F5ED 00 | 0934 F5EE 60 RTS 1 0935 |\*

0936 F5EF 20 AA F5 0937 F5F2 8D 44 6F	
0937 F5F5 6E 65 00	
0938 F5F8 60	RTS
0939	*
0940 F5F9 20 AA F5	PressSpaceBarMsg JSR WriteString
0941 F5FC 8D 50 72	RASZ 'Press Space Key'
0941 F5FF 65 73 73	
0941 F602 20 53 70	
0941 F605 61 63 65	
0941 F608 20 4B 65	
0941 F60B 79 00	
0942 F60D 60 0943	RTS  *
0943 0944 F60E 20 AA F5	1
0945 F611 28 79 65	
0945 F614 73 29 00	
0946 F617 20 37 F5	•
0947 F61A 20 13 F5	
0948 F61D 20 E1 F1	•
0949 F620 D0 09	BNE yesMsg
0950 F622 A9 6E	noMg LDA #'n'
0951 F624 20 45 F5	JSR WriteChar
0952 F627 20 F0 F1	JSR Pop
0953 F62A 60	RTS
0954 F62B A9 79	yesMsg LDA #'y'
0955 F62D 20 45 F5	JSR WriteChar
0956 F630 20 F0 F1	JSR Pop
0957 F633 60	RTS
0958	*
	GetNoResponse JSR WriteString
0960 F637 28 6E 6F	ASZ '(no)'
0960 F63A 29 00	
0961 F63C 20 37 F5 0962 F63F 20 A3 F6	JSR ReadChar   JSR LwrCase2UprCAsc
0963 F642 C9 59	CMP #'Y'
0964 F644 F0 08	BEQ neq
0965 F646 A9 6E	pos LDA #'n'
0966 F648 20 45 F5	JSR WriteChar
0967 F64B A9 01	LDA #TRUE
0968 F64D 60	RTS
0969 F64E A9 79	neg LDA #'y'
0970 F650 20 45 F5	JSR WriteChar
0971 F653 A9 00	LDA #FALSE
0972 F655 60	RTS
0973	*
0974	* Definitions:
0975	*Ascii char :A 1-byte code that represents a CHARacter
0976	*AlphaAscii :Printable alphabetic Ascii character 'A''Z'
0977	*NumAscii :Printable numeric Ascii character '0''9'
0978 0979	<pre> *AlphaNumAsc:An AlphaAscii or NumAscii character  *CntrlAscii :Non-printable ascii chars EX: 'escape' = 1BH</pre>
0980	<pre> *OtherAscii :A printable nonAlphaNumeric ascii character</pre>
0981	*HexAscii :AlphaNumAsc within range '0''9' or 'A''F'
0982	*Hex Nibble :Representation of a 4-bit binary value, range
0983	* 0 - F. EX: 0111B(binary) = 7H(hex)
0984	*Hex Byte :Representation of an 8-bit binary value, range
0985	* 00 - FF. EX: 00000111B = 07H (BYTE=CHAR)
0986	*

0987 |\*Enter w/ Acc=char, RETURN TRUE in Acc IF NumAscii 0988 |\* 0989 F656 29 7F |IsItAscii09 AND #7F 0990 F658 C9 30 CMP #'0' Is data < '0'? 0991 F65A 90 04 BCC not09 Yes, so RETURN FALSE & quit CMP #':' 0992 F65C C9 3A Is data < ':' ? BCC is09 0993 F65E 90 03 Yes, so it is within Ascii '0'...'9' **#FALSE RETURN Acc:= 0** 0994 F660 A9 00 |not09 LDA 0995 F662 60 RTS 1 0996 F663 A9 01 |is09 LDA **#TRUE** RETURN Acc:= 1 0997 F665 60 RTS 0998 |\* 0999 |\*Enter w/ Acc=char, RETURN TRUE in Acc IF AlphaAscii 'A'...'F' |\* 1000 1001 F666 29 7F |IsItAsciiAF AND #7F 1002 F668 C9 41 CMP #'A' 1003 F66A 90 04 BCC notAF PROCEDURE ISItAsciiAF (Acc:CHAR) : BOOLEAN; 1004 F66C C9 47 #'G' BEGIN CMP 1005 F66E 90 03 1 BCC isAF ForceBit8ToZero; 1006 F670 A9 00 **#FALSE IF char < 'A' THEN RETURN FALSE; END;** |notAF LDA I IF char < 'G' THEN RETURN TRUE; END; 1007 F672 60 RTS |isAF 1008 F673 A9 01 LDA #TRUE END IsItAsciiAF; 1009 F675 60 RTS 1 1010 |\* |\*Enter w/ Acc=char, RETURN TRUE in Acc IF HexAscii 1011 1012 |\* |IsItAsciiOF PHA 1013 F676 48 1014 F677 20 56 F6 | JSR IsItAscii09 1015 F67A D0 09 BNE itIs 1016 F67C 68 PLA T 1017 F67D 20 66 F6 | JSR IsItAsciiAF 1018 F680 D0 04 BNE itIsB 1 1019 F682 A9 00 LDA #FALSE 1020 F684 60 RTS 1021 F685 68 |itIs PLA 1022 F686 A9 01 |itIsB LDA #TRUE RETURN A '1' IF Ascii 1023 F688 60 between '0'..'F' RTS 1024 |\* 1025 |\*Enter w/ Acc=char, RETURN TRUE IF printable Ascii CHAR |\* 1026 1027 F689 C9 1F |IsItAscii CMP #1F 1028 F68B F0 13 BEQ notPrintable 1029 F68D 90 11 BCC notPrintable <SPACE? 1030 F68F C9 7F CMP #7F 1031 F691 90 OA BCC yesPrintable <DEL? 1032 F693 C9 9F CMP #9F 1033 F695 F0 09 BEQ notPrintable 1034 F697 90 07 BCC notPrintable <SPACE? 1035 F699 C9 FF CMP #0FF 1036 F69B F0 03 BEQ notPrintable 1037 F69D A9 01 |yesPrintable LDA #TRUE 1038 F69F 60 RTS 1039 F6A0 A9 00 |notPrintable LDA **#FALSE** 1040 F6A2 60 RTS |\* 1041 1042 |\*Convert lower case AlphaAscii to upper case 1043 |\* 1044 F6A3 C9 61 LwrCase2UprCAsc CMP #'a' IF ACC <Ascii 'a'?</pre> BCC lcOut THEN do nothing 1045 F6A5 90 07 

1046 F6A7 C9 7B | CMP #'z'+1 1047 F6A9 B0 03 BCS lcOut IF ACC < 'z' 1048 F6AB 38 SEC THEN convert to Upr case 1049 F6AC E9 20 SBC #20 1050 F6AE 60 |lcOut RTS 1051 |\* |\*Enter w/ Acc=HexAscii, RETURN lower HEX Nibble IN Acc 1052 1053 |\* 1054 F6AF 48 |HexAsciiToHexNibble PHA 1055 F6B0 20 56 F6 | JSR IsItAscii09 1056 F6B3 D0 09 BNE ascMask1 1057 F6B5 68 PLA 1058 F6B6 48 PHA L 1059 F6B7 20 66 F6 | JSR IsItAsciiAF 1060 F6BA D0 06 BNE ascMask2 1061 F6BC 68 PLA 1062 F6BD 60 RTS 1063 F6BE 68 |ascMask1 PLA 1064 F6BF 29 OF #OF AND 1065 F6C1 60 RTS 1066 F6C2 68 |ascMask2 PLA 1067 F6C3 29 OF AND #0F 1068 F6C5 18 CLC 1069 F6C6 69 09 ADC #09 1070 F6C8 60 RTS 1 |\* 1071 1072 |\*Enter w/Acc=lower Hex Nibble, RETURN HexAscii in Acc 1073 |\* 1074 F6C9 29 OF |HexNibbleToHexAscii AND #0F 1075 F6CB C9 0A CMP #0A 1 1076 F6CD 90 06 I BCC hexUP YES, 0-9 1077 F6CF E9 09 SBC #09 NO, IT'S A-F 1078 F6D1 18 CLC 1079 F6D2 69 40 ADC #'@' 1080 F6D4 60 RTS 1081 F6D5 18 |hexUP CLC 1082 F6D6 69 30 ADC #'0' 1 1083 F6D8 60 RTS 1084 |\* 1085 |\* RETURN a NumAscii char '0'..'9' via HoldAByte and Acc 1086 |\* filter out all other chars 1087 1\* 1088 F6D9 20 37 F5 |GetAsciiNumber JSR ReadChar 1089 F6DC 20 56 F6 | JSR IsItAscii09 1090 F6DF F0 F8 BEQ GetAsciiNumber 1091 F6E1 A5 FC LDA HoldAByte 1092 F6E3 60 RTS 1 1093 |\* 1094 |\* RETURN a HexAscii char via HoldAByte and Acc, 1095 |\* filter out all other chars 1096 |\* 1097 F6E4 20 37 F5 |GetHexAscii JSR ReadChar JSR IsItAscii0F 1098 F6E7 20 76 F6 | 1099 F6EA F0 F8 1 BEQ GetHexAscii 1100 F6EC A5 FC 1 LDA HoldAByte 1101 F6EE 60 1 RTS 1102 |\* 1103 F6EF 20 D9 F6 |GetSingleHexNum JSR GetAsciiNumber 1104 F6F2 20 1D F7 | JSR PrintByte

JSR HexAsciiToHexNibble 1105 F6F5 20 AF F6 | FR PHA 1106 F6F8 48 | 1107 F6F9 20 95 F5 | JSR SendASpace 1108 F6FC 68 PLA 1109 F6FD 60 RTS 1110 |\* |\* get 2 HexAscii chars, RETURN w/Acc=Hex Byte 1111 1112 |\* 1113 F6FE 20 E4 F6 |GetHexByte JSR GetHexAscii 

 1113
 F6FE
 20
 E4
 F6
 |GetHexByte
 JSR
 GetHexAscii

 1114
 F701
 20
 45
 F5
 |
 JSR
 WriteChar

 1115
 F704
 20
 AF
 F6
 |
 JSR
 HexAsciiToHexNibble

 1116
 F707
 48
 |
 PHA
 Hi hex nibble

 1117
 F708
 20
 E4
 F6
 |
 JSR
 GetHexAscii

 1118
 F708
 20
 E4
 F6
 |
 JSR
 GetHexAscii

 1118
 F708
 20
 45
 F5
 |
 JSR
 WriteChar

 1119
 F70E
 20
 AF
 F6
 |
 JSR
 HexAsciiToHexNibble

 1120
 F711
 85
 FC
 |
 JSR
 HoldAByte
 Lo hex nibble

 1121
 F713
 68
 |
 PLA
 I
 I
 I

 1122
 F714
 0A
 |
 ASL
 I
 I
 I
 I

 1124
 F716
 0A
 |
 ASL
 ASL ASL ASL 1126 F718 05 FC | ORA HoldAByte 1127 F71A 85 FC STA HoldAByte 1 1128 F71C 60 RTS 1129 |\* 1130 |\*Enter w/Acc=Hex Byte, send out 2 HexAscii chars to CIOD 1131 |\* الماري 48 PrintByte 1133 F71E 29 F0 | 1134 F720 4-PHA AND #0F0 | LSR 1135 F721 4A LSR 1 1136 F722 4A LSR 1137 F723 4A LSR 1138 F724 20 C9 F6 | 1139 F727 20 45 F5 | 1140 F72A 68 | JSR HexNibbleToHexAscii JSR WriteChar PLA 1141 F72B 20 C9 F6 |PrintNibl JSR HexNibbleToHexAscii Enter w/Acc=Hex Nibble 1142 F72E 20 45 F5 | JSR WriteChar Send out ascii char, Acc OK 1143 F731 60 | RTS 1144 |\* |\*Enter w/Acc=Hex Byte, send out 2 HexAscii, restore Acc 1145 1146 |\* 1147 F732 48 |PrintByteSave PHA 1148 F733 20 1D F7 | JSR PrintByte 1149 F736 68 | PLA 1150 F737 60 RTS 1151 |\* 1152 F738 85 E8 |GetZPWord STA TempPointer РНУ 1153 F73A 5A Save Y Reg LDY #0 STY TempPointer+1 LDA (TempPointer),Y JSR Push INY LDA (TempPointer),Y JSR Push PLY BTC 1154 F73B A0 00 1 LDY #0 Y offset:=0 İ 1155 F73D 84 E9 High byte tempointer:=0 1156 F73F B1 E8 1 1157 F741 20 E1 F1 | Save Low-byte 1 158 F744 C8 1 1159 F745 B1 E8 1 1160 F747 20 E1 F1 | Save High-byte 1161 F74A 7A | Restore Y Reg 1162 F74B 60 RTS |\* 1163

1164 |\*Enter w/Acc=#low byte of zero page var, send out 4 HexAscii 1165 |\*chars to CIOD 1166 F74C 20 38 F7 |PrintWord JSR GetZPWord 1167 F74F 20 F0 F1 | JSR Pop JSR PrintByte 1168 F752 20 1D F7 | Print High-byte JSR Pop 1169 F755 20 F0 F1 | 1170 F758 20 1D F7 | JSR PrintByte Print Low-byte RTS 1171 F75B 60 Т 1172 |\* Print current buffer address in Hex TCIOD 1173 F75C A9 E0 |PrintSBCAdrs LDA #BufferPointer1 1174 F75E 20 4C F7 | JSR PrintWord 1175 F761 60 RTS 1176 |\* |\* This proc can be improved 1177 1178 |\* 1179 F762 EE 00 03 |IncCardNumber INC TempBuffer 1180 F765 AD 00 03 | LDA TempBuffer 1181 F768 C9 OA CMP #0A T 1182 F76A F0 01 BEQ Т IncTens 1183 F76C 60 RTS 1184 F76D A9 00 LDA #0 |IncTens 1185 F76F 8D 00 03 | STA TempBuffer 1186 F772 EE 01 03 | INC TempBuffer+1 1187 F775 AD 01 03 | TempBuffer+1 LDA 1188 F778 C9 OA CMP #0A **I** 1189 F77A F0 01 BEQ IncHundreds 1 1190 F77C 60 RTS 1191 F77D A9 00 LDA #0 |IncHundreds 1192 F77F 8D 01 03 | STA TempBuffer+1 1193 F782 EE 02 03 | INC TempBuffer+2 1194 F785 AD 02 03 | LDA TempBuffer+2 1195 F788 C9 0A CMP #0A 1196 F78A F0 01 BEO IncThousands 1 1197 F78C 60 RTS 1198 F78D A9 00 |IncThousands LDA #0 1199 F78F 8D 02 03 | STA TempBuffer+2 1200 F792 EE 03 03 | INC TempBuffer+3 1201 F795 AD 03 03 | LDA TempBuffer+3 1202 F798 C9 OA CMP #0A 1203 F79A F0 01 BEQ IncTenThou Т 1204 F79C 60 RTS Т 1205 F79D A9 00 |IncTenThou LDA #0 1206 F79F 8D 03 03 | STA TempBuffer+3 1207 F7A2 EE 04 03 | INC TempBuffer+4 1208 F7A5 AD 04 03 | TempBuffer+4 LDA 1209 F7A8 C9 OA CMP #0A 1210 F7AA F0 01 BEQ incErr 1211 F7AC 60 RTS 1212 F7AD A9 00 |incErr LDA #0 1213 F7AF 8D 04 03 | STA TempBuffer+4 1214 F7B2 A9 4F LDA #'0' T 1215 F7B4 8D 05 03 | STA TempBuffer+5 1216 F7B7 60 1 RTS 1217 |\* 1218 F7B8 A0 05 |SkipLeadingZeroes LDY #5 (TempBufferPtr),Y 1219 F7BA B1 EA |skipLZLup LDA 1220 F7BC F0 01 BEQ decAndDo 1221 F7BE 60 RTS Т 1222 F7BF 20 95 F5 |decAndDo JSR SendASpace

1223 F7C2 88 DEY 1224 F7C3 D0 F5 BNE skipLZLup 1 1225 F7C5 60 RTS 1 1226 |\* 1227 F7C6 20 F1 FF |PrintCardArray JSR InitTempBuffer JSR SkipLeadingZeroes 1228 F7C9 20 B8 F7 | 1229 F7CC B1 EA |pcNumLup LDA (TempBufferPtr), Y 1230 F7CE 20 C9 F6 | JSR HexNibbleToHexAscii 1231 F7D1 20 45 F5 | JSR WriteChar 1232 F7D4 88 DEY 1233 F7D5 10 F5 BPL pcNumLup 1234 F7D7 60 RTS 1235 |\* Clear Temporary Buffer Locations 1236 F7D8 20 F1 FF |ClearTempBufLocs JSR InitTempBuffer 1237 F7DB A2 10 LDX #10 1238 F7DD A0 00 LDY #0 1239 F7DF 91 EA (TempBufferPtr), Y |clrTLup STA 1240 F7E1 C8 INY 1241 F7E2 CA Т DEX 1242 F7E3 D0 FA BNE clrTLup 1 1243 F7E5 A0 00 LDY #0 1 1244 F7E7 60 RTS 1245 |\* |\*Enter w/ Acc=HEX Byte, output is ascii rep in Tempbuffer 1246 1247 |\* 1248 F7E8 F0 OB |CountByteDec BEQ cBOut 1249 F7EA 8D 25 02 | STA Count 1250 F7ED 20 62 F7 |pDecBLup JSR IncCardNumber 1251 F7F0 CE 25 02 | DEC Count 1252 F7F3 D0 F8 BNE pDecBLup 1 1253 F7F5 60 | cBOut RTS 1254 |\* 1255 F7F6 DA |WriteByteDec PHX 1256 F7F7 5A PHY 1 1257 F7F8 48 PHA 1258 F7F9 20 D8 F7 | JSR ClearTempBufLocs 1259 F7FC 68 PLA 1260 F7FD 20 E8 F7 | JSR CountByteDec 1261 F800 20 C6 F7 | JSR PrintCardArray 1262 F803 7A PLY T 1263 F804 FA PLX Т 1264 F805 60 RTS 1265 |\* 1266 |\*Enter w/Acc= #zero page low Hex Byte, send out 16 bit card 1267 |\*to CIOD 1268 F806 DA |WriteCard PHX PROCEDURE WriteCard(#ZeroPageVar) ; 1269 F807 5A PHY 1270 F808 20 38 F7 | JSR GetZPWord 1271 F80B 20 F0 F1 | JSR Pop STA TotalCount+1 1272 F80E 85 BD T JSR Pop STA TotalCount JSR ClearTempBufLocs LDA TotalCount+1 1273 F810 20 F0 F1 | 1274 F813 85 BC T 1275 F815 20 D8 F7 | 1276 F818 A5 BD 1 1277 F81A F0 29 BEQ wcOutLo 1278 F81C A5 BC wcLup LDA TotalCount 1279 F81E 38 SEC 1280 F81F E9 OA SBC #0A 1281 F821 85 BC STA TotalCount 

1282	<b>F0</b> 23	00			1		PHP	
1282			۶D	<b>F</b> 7	1		JSR	IncTens
1285	-	-	00	£ /	1		PLP	Increas
			<b>m</b> 0		1			
1285					1		BCS	-
1286			BD		1		LDA	TotalCount+1
1287							SEC	
1288					I		SBC	
1289	-		BD		1		STA	TotalCount+1
1290	F831	08			1		PHP	
1291	F832	<b>A</b> 5	BD		1		LDA	TotalCount+1
1292	F834	FO	03				BEQ	wcLupOut
1293	F836	28					PLP	
1294	F837	в0	E3		I		BCS	wcLup
1295	F839	28			wcLupOut		PLP	
1296	F83A	<b>A</b> 5	BC		I		LDA	TotalCount
1297	F83C	20	E8	F7	1		JSR	CountByteDec
1298	F83F	20	C6	F7	1		JSR	PrintCardArray
1299	F842	7A			Ì		PLY	-
1300	F843	FA			l		PLX	
1301					I		RTS	
1302			BC		wcOutLo		LDA	TotalCount
1303		-	-		1		JSR	
1304					1		PLY	
1305					1		PLX	
1306					1		RTS	
1307		00			   *		R15	
		20	~ ~			<b>-</b> 1	TOD	WriteString
						llaı		'Hex to Dec> '
1309							RASZ	Hex to Dec>
1309					1			
1309					1			
1309				3E	1			
1309					1			
1310				F6			JSR	-
1311							STA	
1312				F6	l		JSR	4
1313							STA	
1314								<b>#</b> TotalCount
1315		-	06	F8	1		JSR	WriteCard
1316	F86D	60			1		RTS	
1317					*			
1318					* Send out	t la	st p	rogram counter reading
1319					*			
1320	F86E	20	AA	F5	PrintPC	JSF	R Wr	iteString
1321	F871	8D	50	43	I	RAS	SZ 'P	C= '
1321	F874	3D	20	00	1			
1322	F877	AD	2C	02	1	LDA	CP	UPgmCounterHi
1323	F87A	20	1D	F7	1	JSF	R Pr	intByte PC hi
1324	F87D	AD	2В	02	Ì	LDA	CP	UPgmCounterLo
1325					-	JSF		intByte PC lo
1326					Ì	RTS		-
1327					*			
1328					* Send out	L CE	U's	Registers
1329					*			- ,
	F884	20	40		  PrintRegs	JSE	8 Sa	VESXYAP
1331					-	LDA		aceFlag
1332				~-	1			egCont
1333				F2	1	JSF	-	storeSXYA
1334			50		1	RTS	-	JUJ EDATA
			<b>~-</b>	πo	  pRegCont			intPC
1337	FXYN	<b>7</b> 11	DH:					

1336 F893 20 AA F5	
	JSR WriteString
1337 F896 20 20 53	ASZ ' Stat= '
1337 F899 74 61 74	
1337 F89C 3D 20 00	
1338 F89F AD 2A 02	
1339 F8A2 20 1D F7	
1340 F8A5 20 AA F5	•
1341 F8A8 20 20 58	
1341 F8AB 3D 20 00	
1342 F8AE AD 27 02	
1343 F8B1 20 1D F7	•
1344 F8B4 20 AA F5	JSR WriteString
1345 F8B7 20 20 59	ASZ ' Y= '
1345 F8BA 3D 20 00	1
1346 F8BD AD 28 02	LDA CPUYReg
1347 F8C0 20 1D F7	-
1348 F8C3 20 AA F5	-
1349 F8C6 20 20 41	
1349 F8C9 3D 20 00	
1350 F8CC AD 29 02	
1351 F8CF 20 1D F7	
1352 F8D2 20 AA F5	
1353 F8D5 20 20 54	
1353 F8D8 72 61 63	1
1353 F8DB 65 20 3D	
1353 F8DE 20 00	
1354 F8E0 AD 37 02	LDA TraceVar
1355 F8E3 20 1D F7	JSR PrintByte
1356 F8E6 20 6A F5	-
1357 F8E9 20 5C F2	JSR RestoreSXYA
	DDR RESCOLEDNIN
1358 F8EC 60	RTS
1358 F8EC 60 1359	*
1358 F8EC 60 1359 1360 F8ED AD 2A 02	*  XaDebugRoutine LDA CPUStatusReg
1358 F8EC 60 1359 1360 F8ED AD 2A 02 1361 F8F0 48	*  XaDebugRoutine LDA CPUStatusReg   PHA
1358 F8EC 60 1359 1360 F8ED AD 2A 02 1361 F8F0 48 1362 F8F1 28	*  XaDebugRoutine LDA CPUStatusReg   PHA   PLP
1358 F8EC 60 1359 1360 F8ED AD 2A 02 1361 F8F0 48 1362 F8F1 28 1363 F8F2 20 5C F2	*  XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA
1358 F8EC 60 1359 1360 F8ED AD 2A 02 1361 F8F0 48 1362 F8F1 28 1363 F8F2 20 5C F2 1364 F8F5 20 84 F8	<pre>     XaDebugRoutine LDA CPUStatusReg     PHA     PLP     JSR RestoreSXYA     JSR PrintRegs </pre>
1358F8EC6013591360F8EDAD2A021361F8F048481362F8F128281363F8F2205CF21364F8F52084F81365F8F82040F2	<pre>     XaDebugRoutine LDA CPUStatusReg     XaDebugRoutine LDA CPUStatusReg     PHA     PLP     JSR RestoreSXYA     JSR PrintRegs     JSR SaveSXYAP </pre>
1358 F8EC 60 1359 1360 F8ED AD 2A 02 1361 F8F0 48 1362 F8F1 28 1363 F8F2 20 5C F2 1364 F8F5 20 84 F8	<pre>     XaDebugRoutine LDA CPUStatusReg     XaDebugRoutine LDA CPUStatusReg     PHA     PLP     JSR RestoreSXYA     JSR PrintRegs     JSR SaveSXYAP </pre>
1358F8EC6013591360F8EDAD2A021361F8F048481362F8F128281363F8F2205CF21364F8F52084F81365F8F82040F2	<pre></pre>
1358F8EC6013591360F8EDAD2A021361F8F0481362F8F1281363F8F2205CF21364F8F52084F81365F8F82040F21366F8FB20AAF5	<pre></pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48         1362       F8F1       28       28         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8FB       20       AA       F5         1367       F8FE       8D       47       6F         1367       F901       20       74       6F	<pre>     *     XaDebugRoutine LDA CPUStatusReg     PHA     PLP     JSR RestoreSXYA     JSR PrintRegs     JSR SaveSXYAP     JSR WriteString     RASZ 'Go to Monitor? ' </pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48         1362       F8F1       28       28         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F8FE       8D       47       6F         1367       F901       20       74       6F         1367       F904       20       4D       6F	<pre>     *     XaDebugRoutine LDA CPUStatusReg         PHA         PLP         JSR RestoreSXYA         JSR PrintRegs         JSR SaveSXYAP         JSR WriteString         RASZ 'Go to Monitor? ' } </pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48         1362       F8F1       28       28         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8FB       20       AA       F5         1367       F8FE       8D       47       6F         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F904       6E       69       74	<pre>     *     XaDebugRoutine LDA CPUStatusReg     PHA     PLP     JSR RestoreSXYA     JSR PrintRegs     JSR SaveSXYAP     JSR WriteString     RASZ 'Go to Monitor? ' } </pre>
1358F8EC601359AD2A021360F8EDAD2A021361F8F048481362F8F128281363F8F2205CF21364F8F52084F81365F8F82040F21366F8F820AAF51367F8FE8D476F1367F90120746F1367F9046E69741367F90A6E723F	<pre>     *     XaDebugRoutine LDA CPUStatusReg     PHA     PLP     JSR RestoreSXYA     JSR PrintRegs     JSR SaveSXYAP     JSR WriteString     RASZ 'Go to Monitor? ' } </pre>
1358F8EC601359AD2A021360F8EDAD2A021361F8F048481362F8F128281363F8F2205CF21364F8F52084F81365F8F82040F21366F8FB20AAF51367F90120746F1367F904204D6F1367F90A6E69741367F90A6F723F1367F90D200000	<pre>   *   XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? ' </pre>
1358F8EC601359AD2A021360F8EDAD2A021361F8F048481362F8F12851363F8F2205CF21364F8F52084F81365F8F82040F21366F8F820AAF51367F90120746F1367F904204D6F1367F90A6F723F1367F90D200013681368F90F2034F6	<pre>   *   XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? '   JSR GetNoResponse </pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       56       F2         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1367       F90A       6F       23       3F         1367       F90A       6F       20       34         1368       F90F       <	<pre>   *   XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? '   JSR GetNoResponse   BEQ wayOut </pre>
1358F8EC601359AD2A021360F8EDAD2A021361F8F048481362F8F12851363F8F2205CF21364F8F52084F81365F8F82040F21366F8F820AAF51367F90120746F1367F904204D6F1367F9076E69741367F90A6F723F1367F90A200013681369F912F00113701370F914605050	<pre> * XaDebugRoutine LDA CPUStatusReg PHA JPLP JSR RestoreSXYA JSR PrintRegs JSR SaveSXYAP JSR WriteString RASZ 'Go to Monitor? ' JSR GetNoResponse BEQ wayOut RTS</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       56       F2         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1367       F90A       6F       01       1         1368       F90F       20       34       F6         1369       F912       F0       01       1         1370       F914 <td< td=""><td><pre>* XaDebugRoutine LDA CPUStatusReg PHA JPLP JSR RestoreSXYA JSR PrintRegs JSR SaveSXYAP JSR WriteString RASZ 'Go to Monitor? ' JSR GetNoResponse BEQ wayOut RTS wayOut JMP cmdI</pre></td></td<>	<pre>* XaDebugRoutine LDA CPUStatusReg PHA JPLP JSR RestoreSXYA JSR PrintRegs JSR SaveSXYAP JSR WriteString RASZ 'Go to Monitor? ' JSR GetNoResponse BEQ wayOut RTS wayOut JMP cmdI</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48         1362       F8F1       28       5         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1363       F90F       20       34       F6         1369       F912       F0       01       1370         1371       F915       4C       8B	<pre>  * XaDebugRoutine LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       5       52         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1367       F90D       20       00       1         1368       F90F       20       34       F6         1369       F912       F0       01       1         1370       F914       60       1       1         1371       F915       4C       8B       FD         1372       1       373 </td <td><pre>   *   XaDebugRoutine LDA CPUStatusReg</pre></td>	<pre>   *   XaDebugRoutine LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48         1362       F8F1       28       5         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1363       F90F       20       34       F6         1369       F912       F0       01       1370         1371       F915       4C       8B	<pre>   *   XaDebugRoutine LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       5       52         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1367       F90D       20       00       1         1368       F90F       20       34       F6         1369       F912       F0       01       1         1370       F914       60       1       1         1371       F915       4C       8B       FD         1372       1       373 </td <td><pre>   *   XaDebugRoutine LDA CPUStatusReg</pre></td>	<pre>   *   XaDebugRoutine LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       5       52         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F90A       6F       72       3F         1363       F90F       20       34       F6         1369       F912       F0       01       1370         1370       F914       60       1372       1373         1373       F918	<pre>   *   XaDebugRoutine LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48         1362       F8F1       28       28         1363       F8F2       20       5C       F2         1364       F8F5       20       84       F8         1365       F8F8       20       40       F2         1366       F8F8       20       AA       F5         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1363       F90F       20       34       F6         1369       F912       F0       01       1370         1371       F915       4C       8B	<pre> *  XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? '                                      </pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       5       52         1363       F8F2       20       5C       F2         1363       F8F2       20       84       F8         1365       F8F8       20       40       F2         1365       F8F8       20       AA       F5         1367       F8FE       8D       47       6F         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1368       F90F       20       34       F6         1370       F914       60       1372       1373         1373       F918       6C       EE       00         1374       1375	<pre>   *   XaDebugRoutine LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       48       48         1362       F8F1       28       28       50       F2         1363       F8F2       20       5C       F2         1363       F8F2       20       84       F8         1365       F8F8       20       40       F2         1365       F8F8       20       AA       F5         1367       F8FE       8D       47       6F         1367       F901       20       74       6F         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1363       F912       F0       01       1370         1370       F914       60       1372       1373         1373       F918       6C       EE       00         1374	<pre> * XaDebugRoutine LDA CPUStatusReg PHA PLP JSR RestoreSXYA JSR PrintRegs JSR SaveSXYAP JSR WriteString RASZ 'Go to Monitor? ' JSR GetNoResponse BEQ wayOut RTS wayOut JMP cmdI * DebugRoutine JMP (Debug) init'ed w/addr of XaDebugRoutine * RETURN TRUE in Acc if interrupt was a BRK, FALSE if IRQ * IsItSWI LDA CPUStatusReg</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       1362       F8F1       28         1362       F8F1       28       1363       F8F2       20       5C       F2         1363       F8F2       20       84       F8         1363       F8F2       20       84       F8         1363       F8F2       20       84       F8         1365       F8F8       20       40       F2         1365       F8F8       20       AA       F5         1367       F901       20       AA       F5         1367       F904       20       4D       6F         1367       F907       6E       69       74         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1367       F90A       6C       8B       FD         1370       F915       4C       8B       FD         1373       F918       6C       EE	<pre> *  XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? '       JSR GetNoResponse   BEQ wayOut   RTS  wayOut JMP cmdI  *  DebugRoutine JMP (Debug) init'ed w/addr of XaDebugRoutine  *  * RETURN TRUE in Acc if interrupt was a BRK, FALSE if IRQ  *  ISITSWI LDA CPUStatusReg   PHA   PLP</pre>
1358       F8EC       60         1359       AD       2A       02         1360       F8ED       AD       2A       02         1361       F8F0       48       1362       F8F1       28         1362       F8F1       28       1363       F8F2       20       5C       F2         1363       F8F2       20       84       F8         1365       F8F8       20       40       F2         1364       F8F5       20       AA       F5         1365       F8F8       20       AA       F5         1367       F901       20       AA       F5         1367       F904       20       4D       6F         1367       F904       20       4D       6F         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1367       F90A       6F       72       3F         1369       F912       F0       01       1370         1370       F914       60       1372       1373         1373       F918       6C       EE <td><pre>   *   XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? '   JSR GetNoResponse   BEQ wayOut   RTS   wayOut JMP cmdI   *   DebugRoutine JMP (Debug) init'ed w/addr of XaDebugRoutine   *   * RETURN TRUE in Acc if interrupt was a BRK, FALSE if IRQ   *   IsItSWI LDA CPUStatusReg   PHA </pre></td>	<pre>   *   XaDebugRoutine LDA CPUStatusReg   PHA   PLP   JSR RestoreSXYA   JSR PrintRegs   JSR SaveSXYAP   JSR WriteString   RASZ 'Go to Monitor? '   JSR GetNoResponse   BEQ wayOut   RTS   wayOut JMP cmdI   *   DebugRoutine JMP (Debug) init'ed w/addr of XaDebugRoutine   *   * RETURN TRUE in Acc if interrupt was a BRK, FALSE if IRQ   *   IsItSWI LDA CPUStatusReg   PHA </pre>

1382 F924 A9 00		A #FALSE No, it is an IRQ
1383 F926 60	RT	S
1384 F927 A9 01	itIsSWI LD	A #TRUE Yes, it is an BRK
1385 F929 60	RT	S
1386	*	
1387 F92A 20 40 F2	NMIRoutine JS	R SaveSXYAP
1388 F92D 68	PL	
1389 F92E 8D 2A 02	•	A CPUStatusReg
1390 F931 68		
1391 F932 8D 2B 02	•	
	•	A CPUPgmCounterLo
1392 F935 68	PL	
1393 F936 8D 2C 02		A CPUPgmCounterHi
1394 F939 20 F1 F3	•	R SetIOToRS232
1395 F93C 20 6E F8		R PrintPC
1396 F93F 20 F9 F5	•	R PressSpaceBarMsg
<b>1397 F942 20 02 F5</b>	JS	R Wait4Space
1398 F945 4C 78 FD	JM	P XaMonV4B
1399	*	
1400 F948 20 AA F5	SWIRoutine JS	R WriteString
1401 F94B 8D 53 57		SZ 'SWI Interrupt @ PC= '
1401 F94E 49 20 49		01 0H1 1H00114P0 (210
1401 F951 6E 74 65	•	
1401 F954 72 72 75	•	
	•	
1401 F957 70 74 20		
1401 F95A 40 20 50	•	
1401 F95D 43 3D 20		
1401 F960 00		
1402 F961 A5 EC	LD.	A UserPC adjust pc lo-2
1403 F963 38	SE	С
1404 F964 E9 02	SB	C #2
1405 F966 85 EC	ST.	A UserPC
1406 F968 B0 02		S swiSkip
1407 F96A C6 ED		C UserPC+1
1408 F96C A9 EC		A #UserPC
1400 1900 119 20		
1409 F96E 20 4C F7	I TO	R PrintWord
1410 F971 AD 1E 02		A DebugFlag
1411 F974 D0 03	•	E doDebug BEQ intOut
1412 F976 4C 90 FF	JM	
1413 F979 20 18 F9	•	R DebugRoutine
1414 F97C 18	CL	C
1415 F97D A5 EC	LD.	A UserPC
1416 F97F 69 01	AD	C #1
1417 F981 85 EC	ST	A UserPC
1418 F983 90 02	BC BC	C swiSkip2
1419 F985 E6 ED	IN	C UserPC+1
1420 F987 A5 ED		A UserPC+1
1421 F989 48	PH	
1422 F98A A5 EC	•	A UserPC
	•	
1423 F98C 48	PH	
1424 F98D AD 2A 02	•	A CPUStatusReg push status reg
1425 F990 48	PH	
1426 F991 20 5C F2		R RestoreSXYA
1427 F994 40	RT	I
1428	*	
1429	*Directs inter	rupt to software SWI or Hardware IRQ routine
1430	*	
1431 F995 20 40 F2	SelectInterrup	t JSR SaveSXYAP
1432 F998 68	PL	

 1433
 F999
 8D
 2A
 02
 |
 STA
 CPUStatusReg

 1434
 F99C
 68
 |
 PLA

 1435
 F99D
 85
 EC
 |
 STA
 UserPC

 1436
 F99F
 68
 |
 PLA

 1437
 F9A0
 85
 ED
 |
 STA
 UserPC+1

 1438
 F9A2
 20
 1B
 F9
 |
 JSR
 IsItSWI

 1439
 F9A5
 F0
 03
 |
 BEQ
 itsAnIRQ

 1440
 F9A7
 4C
 03
 02
 |
 JMP
 SWIService

 1441 F9AA 4C 06 02 |itsAnIRQ JMP IRQService 1442 |\* 1443 F9AD 20 AA F5 |ShowAllParameters JSR WriteString 1444 F9B0 8D 53 74 | RASZ 'StartAd= ' 1444 F9B3 61 72 74 | 1444 F9B6 41 64 3D | 1444 F9B9 20 00 | 

 1441 1909 20 00
 I

 1445 F9BB 20 8B FA |
 JSR ResetBufferPointers is forward ref'ed

 1446 F9BE 20 5C F7 |
 JSR PrintSBCAdrs

 1447 F9C1 20 AA F5 |
 JSR WriteString

 1448 F9C4 8D 42 79 |
 RASZ 'ByteCnt= '

 1448 F9C7 74 65 43 | 1448 F9CA 6E 74 3D | 

 1440
 F9CD
 20
 00
 |

 1449
 F9CF
 AD
 1C
 02
 |
 LDA
 ByteCount+1

 1450
 F9D2
 20
 1D
 F7
 |
 JSR
 PrintByte

 1451
 F9D5
 AD
 1B
 02
 |
 LDA
 ByteCount+1

 1452
 F9D8
 20
 1D
 F7
 |
 JSR
 PrintByte

 1453
 F9DB
 60
 |
 RTS
 |
 1454
 |\*

 1455
 F9DC
 20
 AD
 F5
 |Cottriction
 |
 ISI

 1448 F9CD 20 00 | 1455 F9DC 20 AA F5 |GetFillWP JSR WriteString WP=With Prompt 1456 F9DF 8D 45 6E | RASZ 'Enter Hex- ' 1456 F9E2 74 65 72 | 1456 F9E5 20 48 65 | 1456 F9E8 78 2D 20 | 1456 F9EB 00 | 1457 |\* 1458 F9EC 20 FE F6 |GetFillChr JSR GetHexByte 1459 F9EF 8D 30 02 | STA FillChar 1460 F9F2 60 | PTS 1460 F9F2 60 RTS 1 1461 |\* |\* get number of bytes 1462 1463 F9F3 20 FE F6 |GetNumberOfBytes JSR GetHexByte 1464 F9F6 8D 1B 02 | STA ByteCount 1465 F9F9 60 | RTS 1466 |\* 1467 F9FA 20 FE F6 |GetNumberOfPages JSR GetHexByte 1468 F9FD 8D 1C 02 | STA ByteCount+1 1469 FA00 60 | RTS |\* 1470 1471 FA01 20 FE F6 |GetStartAdr JSR GetHexByte 

 1471
 FA01
 20
 FE
 FO
 GetStartAdf
 USK
 GetHexByte

 1472
 FA04
 8D
 18
 02
 |
 STA
 StartOfBuffer1+1

 1473
 FA07
 8D
 38
 02
 |
 STA
 WarmStart

 1474
 FA0A
 20
 FE
 F6
 |
 JSR
 GetHexByte

 1475
 FA0D
 8D
 17
 02
 |
 STA
 StartOfBuffer1

 1476
 FA10
 60
 |
 RTS
 |
 \*

 1477
 |\*
 |
 \*
 |
 \*
 |

 1478 FA11 20 FE F6 |GetDestAdr JSR GetHexByte 

 1479
 FA14
 8D
 1A
 02
 |
 STA
 StartOfBuffer2+1

 1480
 FA17
 20
 FE
 F6
 |
 JSR
 GetHexByte

 1481
 FA1A
 8D
 19
 02
 |
 STA
 StartOfBuffer2

1482 FA1D 60 | RTS 1483 |\* 1484 |\* Given a byte count & a start ADDRESS, use |\* current bytecount and bufferstart, to generate end Adr 1485 |\* 1486 |GenEndAdr CLC 1487 FA1E 18 

 1487
 FA1E
 18
 |GenEndAdr
 CLC

 1488
 FA1F
 AD
 1B
 02
 |
 LDA
 ByteCount

 1489
 FA22
 6D
 17
 02
 |
 ADC
 StartOfBuffer1

 1490
 FA25
 8D
 15
 02
 |
 ADC
 StartOfBuffer1

 1491
 FA28
 AD
 1C
 02
 |
 LDA
 ByteCount+1

 1492
 FA2B
 6D
 18
 02
 |
 ADC
 StartOfBuffer1+1

 1493
 FA2E
 8D
 16
 02
 |
 STA
 BufferEnd+1

 1493
 FA2E
 8D
 16
 02
 |
 STA
 BufferEnd+1

 1494
 FA31
 60
 |
 RTS
 |
 \*

 1495
 |\*
 |
 STA
 LOA
 NaiteString
 NaiteString

 1496 FA32 20 AA F5 |GetAddrWP JSR WriteString With Prompt 1497 FA35 8D 41 64 | RASZ 'Addr: ' 1497 FA38 64 72 3A | 1497 FA3B 20 00 | 1498 FA3D 20 01 FA |GetAddress JSR GetStartAdr Without a prompt 
 1499 FA40 20 1E FA |
 JSR GenEndAdr

 1500 FA43 60
 |

 RTS
 1500 FA43 60 | |\* 1501 1502 FA44 20 AA F5 |GetDestAdWP JSR WriteString With Prompt 1503 FA47 8D 44 65 | RASZ 'Dest: ' 1503 FA4A 73 74 3A | 1503 FA4D 20 00 | 1504 FA4F 20 11 FA |GetDestAddr JSR GetDestAdr Without prompt 
 1505 FA52 20 1E FA |
 JSR GenEndAdr

 1506 FA55 60
 |
 RTS
 1506 FA55 60 | |\* 1507 1508 FA56 20 AA F5 |GetBytCntWP JSR WriteString 1509 FA59 8D 23 42 | RASZ '#Bytes: ' 1509 FA5C 79 74 65 | 1509 FA5F 73 3A 20 | 1509 FA62 00 | 1510 FA63 20 F3 F9 |GetByteCnt JSR GetNumberOfBytes 1511 FA66 20 1E FA | JSR GenEndAdr . |\* 1512 FA69 60 RTS 1513 1514 FA6A 20 AA F5 |GetPgCntWP JSR WriteString 1515 FA6D 8D 23 50 | RASZ '#Pages: ' 1515 FA70 61 67 65 | 1515 FA73 73 3A 20 | 1515 FA76 00 1516 FA77 20 FA F9 |GetPageCnt JSR GetNumberOfPages 1517 FA7A 20 1E FA | JSR GenEndAdr 1518 FA7D 60 | BTS 1518 FA7D 60 | RTS 1519 |\* 1520 |\* Get all parameters for buffer operations 1521 |\* 1522FA7E2032FA|GetAllParJSRGetAddrWP1523FA81206AFA|JSRGetPgCntWP1524FA842056FA|JSRGetBytCntWP1525FA87201EFA|JSRGenEndAdr1526FA8760----RTS 1526 FA8A 60 | |\* 1527 1528 |\* Restore buffer pointers 1529 |\*

1530 FA8B A0 00	ResetBufferPointers LDY #0
1531 FA8D AD 1A 02	LDA StartOfBuffer2+1
1532 FA90 85 E3	STA BufferPointer2+1
1533 FA92 AD 19 02	
1534 FA95 85 E2	STA BufferPointer2
1535 FA97 AD 18 02	LDA StartOfBuffer1+1
1536 FA9A 85 E1	STA BufferPointer1+1
1537 FA9C AD 17 02	LDA StartOfBuffer1
1538 FA9F 85 E0	STA BufferPointer1
1539 FAA1 60	RTS
1540	*
1541 FAA2 AD 17 02	SaveParams LDA StartOfBuffer1
1542 FAA5 20 E1 F1	JSR Push
1543 FAA8 AD 18 02	LDA StartOfBuffer1+1
1544 FAAB 20 E1 F1	JSR Push
1545 FAAE AD 1B 02	LDA ByteCount
1546 FAB1 20 E1 F1	
1547 FAB4 AD 1C 02	LDA ByteCount+1
1548 FAB7 20 E1 F1	JSR Push
1549 FABA AD 35 02	LDA RomStart
1550 FABD 20 E1 F1	
1551 FAC0 AD 36 02	LDA RomStart+1
	JSR Push
1553 FAC6 60	RTS
1554	*
	RestoreParams JSR Pop
1556 FACA 8D 36 02	
1557 FACD 20 F0 F1	· •
1558 FAD0 8D 35 02	
1559 FAD3 20 F0 F1	• •
1560 FAD6 8D 1C 02	•
1561 FAD9 20 F0 F1	· •
1562 FADC 8D 1B 02	
1563 FADF 20 F0 F1	· •
1564 FAE2 8D 18 02	
1565 FAE5 20 F0 F1	
	STA StartOfBuffer1
1567 FAEB 60 1568	RTS
1569	<pre> * Inc buffer pointers &amp; Check for end-of-buffer.</pre>
1570	* End = bufferEnd+1
1571	*
1572 FAEC E6 E0	CkEndOfBuffer INC BufferPointer1
1572 FALC DO DO	BNE ckSkip
1574 FAF0 E6 E1	ckInc INC BufferPointer1+1
1575 FAF2 E6 E2	ckSkip INC BufferPointer2
1576 FAF4 D0 02	BNE Skip2
1577 FAF6 E6 E3	INC BufferPointer2+1
1578 FAF8 A5 E0	Skip2 LDA BufferPointer1
1579 FAFA CD 15 02	CMP BufferEnd
1580 FAFD A5 E1	LDA BufferPointer1+1
1581 FAFF ED 16 02	SBC BufferEnd+1
1582 FB02 B0 03	BCS ckOut
1583 FB04 A9 00	LDA #FALSE RETURN a '0' IF NOT end of buffer
1584 FB06 60	RTS
1585 FB07 A9 01	ckOut LDA #TRUE RETURN a '1' IF end of buffer
1586 FB09 60	RTS
1587	*
1588	<pre> * Get from input &amp; send to output</pre>

1589 |\* 1590 FBOA 20 2D F4 |XferBuffer JSR GetInput 
 1591 FB0D 20 AE F4 |
 JSR SendOutput

 1592 FB10 20 EC FA |
 JSR CkEndOfBuf

 1592 FD10 20 EC FA |
 JSR CkEndOfBuf
 JSR CkEndOfBuffer 1593 FB13 F0 F5 | BEO XferBuffer 1594 FB15 60 RTS 1595 |\* 1596 |\* By doing it this way, you only have to set # of bytes, 1597 |\* pages, & starting address once. 1598 |\* after, use ResetBufferPointers to reset the pointers 1599 |\* 1600 |\* SEQUENCE:1. Get start and/or dest addresses 1601 |\* 2. Get page and byte count (ByteCount(Hi/Lo)) |\* 3. JSR GenEndAdr 1602 1603 |\* 4. JSR ResetBufferPointers 1604 |\* |\* As long as you haven't changed buffer address or bytecount 1605 1606 |\* New memory operations only require a call to 1607 |\* ResetBufferPointers before going into a loop 1608 |\* |\* Hi-level block mem move 1609 1610 |\* Example of System CALL: |\* Get Dest addr & CALL GenEndAdr BEFORE calling MoveMemory 1611 |\* See CmdInterpreter (toward end of listing) for examples 1612 1613 |\* 1614 FB16 20 8B FA |MoveMemory JSR ResetBufferPointers 1615 FB19 20 0A FB | JSR XferBuffer 1616 FB1C 60 RTS |\* 1617 1618 |\*Send Hex Byte to output device; "bytecount" number of times 1619 |\* 1620 FB1D 20 8B FA |FillMem JSR ResetBufferPointers Reset mem pointers 1621 FB20 AD 30 02 |fillLup LDA FillChar 

 1622 FB23 20 AE F4 |
 JSR SendOutput

 1623 FB26 20 EC FA |
 JSR CkEndOfBuffer

 1624 FB29 F0 F5 |
 BEQ fillLup

 1625 FB2B 60
 BTS

 1625 FB2B 60 RTS 1 |\* 1626 1627 FB2C 20 DC F9 |FillRoutine JSR GetFillWP 162/ FB2C 20 DC F9FillRoutineJSRGetFillWP1628 FB2F AD 34 02LDAUuputDestSave output direction1629 FB32 48PHA1630 FB33 A9 00LDA#MEMORY11631 FB35 20 D4 F3JSRSetOutput1632 FB38 20 1D FBJSRFillMem1633 FB3B 68PLA1634 FB3C 20 D4 F3JSR1635 FB3F 60RTSRestore former output1635 FB3F 60RTS 1635 FB3F 60 | 1636 |\* 1637 FB40 20 A2 FA |ClearSBCRam JSR SaveParams 1638FB43207EFAJSRGetAllPar1639FB46202CFBJSRFillRoutine1640FB4920C7FAJSRRestoreParams1641FB4C20EFF5JSRDoneMessage1642FB4F60IRTS 1642 FB4F 60 | RTS 1643 |\* 1644 |\* Download from Input device into ram 1645 |\* 1646 FB50 20 8B FA | DownLoad JSR ResetBufferPointers 1647 FB53 20 79 F5 | JSR ReleaseHost

1648 FB56 20 2D F4 |downLup JSR GetInput 

 1648
 FB56
 20
 2D
 F4
 IdownLup
 JSR
 GetInput

 1649
 FB59
 A5
 FC
 |
 LDA
 HoldAByte

 1650
 FB5B
 91
 EO
 |
 STA
 (BufferPointer1),Y

 1651
 FB5D
 A9
 14
 |
 LDA
 #XOn
 14h

 1652
 FB5F
 20
 45
 F5
 |
 JSR
 WriteChar

 1653
 FB62
 20
 EC
 FA
 |
 JSR
 CkEndOfBuffer

 1654
 FB65
 FO
 EF
 |
 BEQ
 downLup

 1655
 FB67
 60
 |
 RTS
 If

 1656 |\* 1657 |\* UpLoad FROM RAM TO output device 1658 |\* 1659 FB68 20 8B FA |UpLoad JSR ResetBufferPointers 

 1660
 FB6B
 20
 FA
 |opload
 OSK
 ResetBullerformterfor Wait for an XOn 1666 FB7B 60 RTS 1 1667 |\* |\* Load HEX data from Input device into RAM 1668 1669 |\* 1670 FB7C 20 8B FA |LoadHexData JSR ResetBufferPointers 

 1670
 FB7C
 20
 8B
 FA
 |LoadHexData
 JSR
 ResetBurrerood

 1671
 FB7F
 20
 6A
 F5
 |
 JSR
 WriteLn

 1672
 FB82
 20
 5C
 F7
 |
 JSR
 PrintSBCAdrs

 1673
 FB85
 20
 8F
 F5
 |
 JSR
 SendADash

 1674
 FB88
 20
 FE
 F6
 |getLup
 JSR
 GetHexByte

 1675
 FB8B
 20
 D3
 F4
 |
 JSR
 SendAema1
 st

 1676
 FB8E
 20
 95
 F5
 |
 JSR
 SendASpace

 1677
 FB91
 20
 EC
 FA
 |
 JSR
 CkEndOfBuffer

 1678
 FB94
 F0
 F2
 |
 BEQ
 getLup

 store into mem @ BufferPointer1 1679 FB96 60 I RTS |\* 1680 
 1681
 FB97
 29
 OF
 |CkPtrForHex0
 AND
 #OF

 1682
 FB99
 C9
 00
 |
 CMP
 #0

 1683
 FB9B
 F0
 03
 |
 BEQ
 ckst
 BEQ ckStartOn 1684 FB9D A9 00 LDA #FALSE 1 1685 FB9F 60 RTS 1686 FBA0 A9 01 |ckStartOn LDA #TRUE TRUE IF lwr nibl = hex 00 1687 FBA2 60 RTS 1688 |\* 1689 FBA3 48 |IncPointersSave PHA INC TempBufferPtr 1690 FBA4 E6 EA - I INC BufferPointer1 BNE iSkip 1691 FBA6 E6 E0 1692 FBA8 D0 02 BNE iSkip INC BufferPointer1+1 LDA BufferPointer1 CMP BufferEnd LDA BufferPointer1+1 SBC BufferEnd+1 BCS iCkOut LDA ExitFlag BNE iCkOut STZ ExitFlag RETURN FALSE IF NOT end of buffer PLA 1693 FBAA E6 E1 |iSkip | 1694 FBAC A5 E0 1695 FBAE CD 15 02 | 1696 FBB1 A5 E1 T 1697 FBB3 ED 16 02 | 1698 FBB6 B0 0A 1699 FBB8 AD 1D 02 | 1700 FBBB D0 05 1 1701 FBBD 9C 1D 02 | PLA 1702 FBC0 68 RTS 1703 FBC1 60 
 1704 FBC2 A9 01
 |iCkOut
 LDA #TRUE

 1705 FBC4 8D 1D 02
 STA ExitFlag
 1706 FBC7 68 PLA 

1707 FE 1708	BC8 60	)		  *	R	TS		
1709 FE	209 91	ፑል		WriteTempBfrCha	r	CTTA	(TempBufferPtr),Y	
1710 FE				witcetempbilous		STA	•	
1711 FE				1		LDA	-	
1712 FE		-		1		AND		
1712 FE		-		1		CMP		
1714 FE				1		BEQ		
1714 FE				1				
1716 FE				1		RTS	#FADSE	
1710 FE				  stBfrOut		LDA	<b>#TRUE IF lwr nibl</b>	- how 07
1718 FE						RTS	#IROE IF IWI HIDI	
1719				  *		KI S		
1720 FE	1ם פחי	ር አ		GetTempBfrChar	тъ	7	$(T_{O}, T_{O},	
1720 FE					ST		(TempBufferPtr),Y HoldAByte	
1721 FE				1	LD		TempBufferPtr	
1723 FE				1	AN		#OF	
1723 FE		-		1	CM		#0£ #08	
				1		•		
1725 FE 1726 FE				1			gtBfrOut #FALSE	
				1	RT		#FALSE	
1727 FE 1728 FE				  gtBfrOut		-	TRUE IF lwr nibl =	herr 09
1728 FE				I GEBIIOUL	RT		FIRDE IF IWI HIDI -	liex 00
1729 FE	SEC 00			   *	KI.	3		
1731 FE		E.O		GenerateSpaces	ם.ד	ъτ	BufferPointer1	
1732 FE							CkPtrForHex0	
1733 FE			10	1	BN		genOut	
1734 FE				1	LD	•	BufferPointer1	
1735 FE	-	-		1	AN		#OF	
1736 FE			02	1			Count	
				spaceLup	JS		Send3Spaces	
1738 FE					LD	_	# ' '	
1739 FC			FB	1		•	WriteTempBfrChar	
1740 FC				1	IN		TempBufferPtr	
1741 FC			02		DE		Count	
1742 FC				I	LD.		Count	
1743 FC	:0B D0	EE			BN		spaceLup	
1744 FC	:0D 60	)		genOut	RT			
1745				*				
1746				* Print 1 line	fo	r me	emory dump	
1747				*				
1748 FC	COE A5	E0		PrintLineDump	LD.	A I	BufferPointer1	
1749 FC	:10 29	) OF			AN	D	#0F	
1750 FC	:12 85	EA			ST.	A 1	TempBufferPtr	
1751 FC				pLineLup			(BufferPointer1),Y	Get memory byte
1752 FC	:16 20	32	F7	1	JS	RI	PrintByteSave	Print to output dev
1753 FC				1			WriteTempBfrChar	Store Ascii @ 0300
1754 FC			FB	1	JS		IncPointersSave	
1755 FC					BN		sendBar	
1756 FC			F5	1			SendASpace	
1757 FC					BR	-	plCont	
1758 FC	-	-		sendBar			(BufferPointer1),Y	
1759 FC				1			SendABarSave	
1760 FC				-			PrintByteSave	
1761 FC							WriteTempBfrChar	
1762 FC				-	JS		IncPointersSave	
1763 FC							SendASpace	
1764 FC 1765 FC				plCont			BufferPointer1 CkPtrForHex0	
T102 RC	.59 20	91	гБ	I	03	r (	CKFULFOLNEXU	

1766 FC3C F0 D6 \_\_\_\_\_ BEQ pLineLup 1767 FC3E 60 RTS 1768 |\* |\* Print Ascii equivalent of PrintLineDump 1769 1770 |\* 1771 FC3F 20 95 F5 |PrintAscii JSR SendASpace 1772 FC42 A2 10 LDX #10 1772FC42AL10IIDX#101773FC4420F1FFJSRInitTempBuffer1774FC4720DBFB|pAsciiLupJSRGetTempBfrChar1775FC4AD018|BNEsendAsciiBar1776FC4C20DBFB|pLupBackJSRGetTempBfrChar1777FC4FA5FC|LDAHoldAByte JSR IsItAscii BEQ pdotIt JSR GetTempBfrChar LDA HoldAByte 1778 FC51 20 89 F6 | 1779 FC54 F0 13 | 1780 FC56 20 DB FB | 1781 FC59 A5 FC | 1781 FC55 AG 101782 FC5B 20 45 F5 |pLupBack21783 FC5E E6 EAINCTempBufferPtr יייייאן כ<u>ז</u> גיייייין כז 1784 FC60 CA 1 DEX 1785 FC61 D0 E4 BNE pAsciiLup 1786 FC63 60 |pAscOut RTS 1787 FC64 20 87 F5 |sendAsciiBar JSR SendABarSave 1788 FC67 80 E3 | BRA pLupBack LDA #'.' 1789 FC69 A9 2E |pdotIt 1790 FC6B 80 EE BRA pLupBack2 1791 |\* |\* High level routine. Memory dump to output device (CIOD) 1792 1793 |\* 1794 FC6D 20 F1 FF |PrintMem JSR InitTempBuffer LDA #FALSE STA ExitFlag JSR ResetBufferPointers VP WriteLn 1795 FC70 A9 00 1796 FC72 8D 1D 02 | 1797 FC75 20 8B FA | 1798 FC78 20 6A F5 |printMLup JSR WriteLn 

 1798
 FC78
 20
 6A
 FS
 printMLup
 JSR
 WriteLn

 1799
 FC7B
 20
 5C
 F7
 |
 JSR
 PrintSBCAdrs

 1800
 FC7E
 20
 8F
 F5
 |
 JSR
 SendADash

 1801
 FC81
 20
 ED
 FB
 |
 JSR
 GenerateSpaces

 1802
 FC84
 20
 0E
 FC
 |
 JSR
 PrintLineDump

 1803
 FC87
 20
 3F
 FC
 |
 JSR
 PrintAscii

 1804
 FC8A
 AD
 1D
 02
 |
 LDA
 ExitFlag

 1805
 FC8D
 F0
 E9
 |
 BEQ
 printMLup

 1806
 FC8F
 60
 |
 RTS
 RTS

 1807 |\* 1808 FC90 AD 18 02 |NewResetVector LDA StartOfBuffer1+1 

 1800
 FC90
 AD
 10
 02
 | NewResetvector
 AD
 AD
 111

 1809
 FC93
 8D
 38
 02
 |
 STA
 WarmStart

 1810
 FC96
 8D
 0E
 02
 |
 STA
 Program1Ptr+1

 1811
 FC99
 AD
 17
 02
 |
 LDA
 StartOfBuffer1

 1812
 FC9C
 8D
 0D
 02
 |
 STA
 Program1Ptr

 1813
 FC9F
 20
 AA
 F5
 |
 JSR
 WriteString

 1814
 FCA2
 8D
 4E
 65
 |
 RASZ<'New Reset Vector Loaded'</td>

 1814 FCA5 77 20 52 | 1814 FCA8 65 73 65 | 1814 FCAB 74 20 56 | 1814 FCAE 65 63 74 | 1814 FCB1 6F 72 20 | 1814 FCB4 4C 6F 61 | 1814 FCB7 64 65 64 | 1814 FCBA 00 1 1815 FCBB 60 RTS 1816 |\*

1817 FCBC AD18 02 |NewTestVector LDA StartOfBuffer1+1 1818FCBC ADIO 02|NewTestVector LDAPogram2Ptr+11818FCBF 8D 11 02 |STAProgram2Ptr+11819FCC2 AD 17 02 |LDAStartOfBuffer11820FCC5 8D 10 02 |STAProgram2Ptr1821FCC8 20 AA F5 |JSRWriteString1822FCCB 8D 4E 65 |RASZ 'New Test Vector Loaded' 1822 FCCE 77 20 54 | 1822 FCD1 65 73 74 | 1822 FCD4 20 56 65 | 1822 FCD7 63 74 6F | 1822 FCDA 72 20 4C I 1822 FCDD 6F 61 64 | 1822 FCE0 65 64 00 | 1823 FCE3 60 | RTS 1824 |\* |\*----- Monitor Specific Routines ------1825 |\* 1826 1827 FCE4 20 F1 F3 |InitProcedures JSR SetIOToRS232 1828FCE720A3F5|JSRInitTerminal1829FCEA208BFA|JSRResetBufferPointers1830FCED201EFA|JSRGenEndAdr1831FCF060|RTSIt1832|\*\*\*\* 1832|\*1833 FCF1 A9 4C|InitServiceRoutines LDA #4CInstall JMP instruction 

 1833 FCF1 A9 4C
 InitServiceRoutines LDA #4C
 Install DAF Install

 1834 FCF3 8D 00 02 |
 STA NMIService ahead of each pointer.

 1835 FCF6 8D 03 02 |
 STA SWIService

 1836 FCF9 8D 06 02 |
 STA IRQService

 1837 FCFC 8D 09 02 |
 STA IntService

 1838 FCFF 8D 0C 02 |
 STA ProglService

 1839 FD02 8D 0F 02 |
 STA ProglService

 1840 FD05 60
 |

 1841
 |\*

 1841 |\* 1842 FD06 20 F1 FC |InstallRoutines JSR InitServiceRoutines 1842FD0620F1FC[InstallRoutines] JSRInitServiceRoutines1843FD09209EFF|JSRInstalNMIRoutineForward Reference1844FD0C20BFFF|JSRInstalSWIRoutineFR1845FD0F20CAFF|JSRInstalIRQRoutineFR1845FD0F20CAFF|JSRInstalSelectRoutineFR1846FD1220D5FF|JSRInstalProgram1FR1847FD1520A9FF|JSRInstalProgram2FR1848FD1820B4FF|JSRInstalDBRoutineFR1849FD1820E0FF|JSRInstalDBRoutineFR1850FD1E60|RTSIII 1850 FD1E 60 | 1851 |\* 1851|\* Executed upon power-up and with '+' command1852FD1F A9 00|InitMonitorLDA #FALSE = Hex 001853FD21 A8TAY1854FD22 8D 2F 02 |STA ErrorMsg :Error = 01855FD25 8D 1B 02 |STA ByteCount :Bytes = 01856FD28 8D 17 02 |STA StartOfBuffer1 :address = xx001857FD2B A9 01 |LDA #TRUE1858FD2D 8D 1C 02 |STA ByteCount+1 :Pages:= 011859FD30 8D 38 02 |STA WarmStart :for subsequent resets1860FD33 A9 05 |LDA #05 :initial buffer address:=05001861FD35 8D 18 02 |STA StartOfBuffer1+11862FD38 A9 14 |LDA #XOn :Used by Wait4Char for1863FD38 A9 33 02 |STA Key :flow control in WriteChar;1864FD3D A9 34 |LDA #34 :So that only 1st reset on1865FD3F 8D 20 02 |STA ResetFlag :power-up init's monitor1866FD42 A9 C0 |LDA #StackSpace :init pointer1867FD44 85 E4 |STA StackAddress :For Push; & Pop;1868FD46 20 06 FD |JSR InstallRoutines :Reset,NMI,IRQ,Debug,Et 1851 |\* Executed upon power-up and with '+' command

 
 1869 FD49 A9 FF
 LDA
 #0FF

 1870 FD4B 20 86 F4
 JSR
 SOuth
 JSR SOutputByte :SingleOutput gets := all 1's 1871 FD4E 58 | CLI :Enable IRQ & SWI interrupts 60 | RTS |\* Executed with each push of reset button 1872 FD4F 60 1873 1875FD53A900InitVarstakeset JSRInitProcedures :init buff addr & I/O1875FD53A900|LDA#FALSE1876FD5585E5|STAStackAddress+1:zero user stack1877FD5785E6|STAStackPointer:for Push; and Pop;1878FD5985EB|STATempBufferPtr+1:init for linedump1879FD5B8D2102|STATraceFlag:turn tracing off1880FD5E8D3702|STATraceVar:user's trace variable1881FD6160|RTS 1874 FD50 20 E4 FC |InitVarsEaReset JSR InitProcedures :init buff addr & I/O 1881 FD61 60 **1** |\* 1882 1883 |\* Initialize PROGRAM 1884 |\* 1885 FD62 AD 20 02 |Initialize LDA ResetFlag 1886 FD65 C9 34|CMP#34Power up reset?1887 FD67 D0 08|BNEfirstResetyes, so init monitor1888 FD69 AD 38 02|LDAWarmStartno, continue checks1889 FD6C CD 18 02|CMPStartOfBuffer1+1Has buffer adr changed?1890 FD6F F0 03|BEQbyPassVarsno, so don't re-init monitor 1891 FD71 20 1F FD | firstReset JSR InitMonitor yes, re-init monitor on 'warm' 1892 FD74 20 50 FD |byPassVars JSR InitVarsEaReset reset RTS 1893 FD77 60 1 

 1894
 |\*

 1895 FD78 78
 |Begin

 1896 FD79 A9 FF
 IDA

 1897 FD7B AA
 IDA

 1898 FD7C 9A
 IDA

 1899 FD7D 20 62 FD
 IDA

 1890 FD80 20 F6 F2
 IDA

 1901 FD83 D0 03
 IDA

 1902 FD85 4C 0F 02
 IDA

 1903 FD88 4C 0C 02
 IPOG1

 1904 FD8B 20 CC F5
 ICMI

 1905
 IX

 1894 |\* |\* 1905 

 1905
 Image: Construct of the second seco 1906 FD8E 20 6A F5 |CmdInterp JSR WriteLn JTerm's Command Interpreter

1930 FDDF FO 5A         BEQ cib           1930 FDC1 C9 43         CBP #'C'           1931 FDC3 FO 5E         BEQ ciC           1932 FDC5 C9 63         CBP #'C'           1933 FDC1 FO 5F         BEQ ciC           1934 FDC9 C9 44         CMP #'C'           1935 FDC1 FO 65         BEQ cid           1936 FDC0 C9 64         CMP #'d'           1937 FDCF FO 65         BEQ cid           1938 FDC2 20 6A FA  cil         JSR ShowAllParameters           1940 FDD7 20 AD F9         JSR ShowAllParameters           1944 FDD2 AD AF9         JSR ShowAllParameters           1944 FD2 20 AA F1         JSR GetAyCHNW get number of pages for buffer           1945 FDE4 20 S5 FA  cil         JSR ShowAllParameters           1944 FD2 20 AD F9         JSR ShowAllParameters           1945 FDE4 20 S5 FA  cil         JSR ShowAllParameters           1946 FDE7 20 AD F9         JSR ShowAllParameters           1947 FD2 AD AF9         JSR ShowAllParameters           1946 FDE7 20 AD F9         JSR ShowAllParameters           1947 FDE4 20 AD F9         JSR ShowAllParameters           1948 FDE7 20 AD F9         JSR FrithMe dump out buffer to screen           1949 FDE7 20 C6 DFC  cid         JSR PrintMem dump out buffer to screen           1958 FDF7 80 12 C FB  ci7	1928 FDBD C9 62	CMP	#'b'
1930 FDC1 C9 43       CMP #'C'         1931 FDC3 F0 5E       BEQ ciC         1932 FDC5 F0 5F       BEQ ciC         1933 FDC7 F0 5F       BEQ ciC         1934 FDC9 C9 44       CMP #'C'         1935 FDC7 F0 5F       BEQ ciC         1936 FDC0 C9 64       CMP #'C'         1936 FDC0 C9 64       CMP #'C'         1937 FDC7 F0 55       BEQ ciL         1938 FDD1 4C 92 FE       JMP contCk         1938 FD1 4C 92 FE       JMP contCk         1939 FD2 20 AD F9       JSR GetPGChtP get number of pages for buffer         1940 FD2 70 AD F9       JSR GetPGChtP get number of bytes for buffer         1942 FD2 20 AD F9       JSR ShowAllParameters         1942 FD2 20 AD F9       JSR ShowAllParameters         1944 FD2 20 AD F9       JSR ShowAllParameters         1944 FD2 20 AD F9       JSR ShowAllParameters         1945 FD2 20 AD F9       JSR ShowAllParameters         1946 FD2 70 AD F9       JSR ShowAllParameters         1947 FD2 20 AD F9       JSR ShowAllParameters         1948 FD2 20 AD F9       JSR ShowAllParameters         1947 FD2 20 AD F9       JSR ShowAllParameters         1948 FD2 20 AD F9       JSR ShowAllParameters         1948 FD2 20 AD F9       JSR ShowAllParameters		•	
1931 FDC3 F0 5E       BEQ ciC         1932 FDC5 C9 63       CMP #'c'         1933 FDC5 C9 64       CMP #'D'         1935 FDC5 C9 64       CMP #'d'         1937 FDC7 F0 65       BEQ ciC         1938 FDD4 C2 32 FA [cil       JSR GetAddrWP get address of buffer         1938 FDD4 C2 32 FA [cil       JSR GetAddrWP get number of pages for buffer         1941 FDD5 A0 F9         JSR ShowAllParameters         1941 FDD5 A0 A7         CJSR GetPGCntW get number of pages for buffer         1945 FDE4 20 A0 F9         JSR GetPGCntW get number of bytes for buffer         1945 FDE4 20 A0 F9         JSR ShowAllParameters         1945 FDE4 20 A0 F9         JSR ShowAllParameters         1947 FDEA 80 A2       BRA CindInterp         1948 FDE2 20 AD F9         JSR ShowAllParameters         1951 FDF4 20 AD F9         JSR ShowAllParameters         1952 FDF7 80 12         BRA Cint         1953 FDF2 20 6D FC 1 Cif       JSR FillRoutine fill buffer with hex character         1955 FDF8 00 A         BRA Cint         1956 FE01 20 2C FB [cif       JSR FillRoutine fill buffer with hex character         1955 FDF8 00 A         BRA Cint<		-	
1932 FDC5 C9 63         CMP #'c'         1933 FDC7 F0 5F         EBC cic         1934 FDC9 C9 44         CMP #'D'         1935 FDC5 F0 62         EBC cic         1936 FDC0 C9 64         CMP #'d'         1937 FDC7 F0 65         EBC cid         1938 FDD1 4C 92 FE         JMP contCk         1938 FDD1 4C 92 FE         JMP contCk         1938 FDD1 4C 92 AP F)       JSR GetAddrwP get address of buffer         1934 FDD2 20 AD F9         JSR GetAddrwP get number of pages for buffer         1940 FDD7 20 AD F9         JSR GetByCntWP get number of bytes for buffer         1942 FDDC 20 AD F9         JSR ShowAllParameters         1944 FDE2 20 AD F9         JSR ShowAllParameters         1944 FDE2 20 AD F9         JSR ShowAllParameters         1945 FDE7 20 AD F9         JSR ShowAllParameters         1946 FDE7 20 AD F9         JSR ShowAllParameters         1947 FDE2 20 AD F9         JSR ShowAllParameters         1948 FDEC 20 AD F9         JSR ShowAllParameters         1949 FDEF 80 1A         ERA Cint         1950 FDF1 20 72 FR  c15       JSR MowAllParameters         1951 FDF4 20 AD F9         JSR ShowAllParameters         1952 FDF7 80 10         ERA Cint         1953 FDF0 40         CFE           1954 FDF0		•	
1933 FDC7 F0 5F       BEQ cic         1934 FDC9 C9 44       CMP # D'         1935 FDCB F0 62       BEQ ciD         1936 FDC9 C9 64       CMP # D'         1937 FDCF F0 65       BEQ cid         1938 FDD1 4C 92 FE         JMP contCk         1938 FDD1 4C 92 SE         JMP contCk         1939 FDD4 C0 32 FA         CJM SG GetAddwW get address of buffer         1940 FDD5 20 AD F9         JSR ShowAllParameters         1941 FDDA 80 B2       BEA CmdInterp         1942 FDC 20 AD F9         JSR GetPGCntW get number of pages for buffer         1944 FDE2 40 A5 FA   Ci2       JSR GetPGCntW get number of bytes for buffer         1945 FDE4 20 AD F9         JSR ShowAllParameters         1944 FDE2 20 AD F9         JSR ShowAllParameters         1945 FDE4 20 AD F9         JSR ShowAllParameters         1946 FDE7 20 AD F9         JSR ShowAllParameters         1947 FDEA 80 A2         BEA CmdInterp         1948 FDEC 20 AD F9         JSR ShowAllParameters         1949 FDEF 80 1A         ERA Cint         1950 FDF1 20 TE FA   Ci5       JSR WriteLn         1955 FDF7 80 01A         ERA Cint         1954 FDFC 20 CA F1   Ci5       JSR FlintMem dump out buffer to screen         1955 FDF7 80 01A         ERA Cint         195			
1934 FDC5 C9 44       CMP # 'D'         1935 FDC5 F0 62       CMP # 'd'         1936 FDC5 C9 64       CMP # 'd'         1937 FDCF F0 65       BEQ cid         1938 FDD1 4C 32 FF         JMP contCk         1939 FD1 4C 32 FF         JMP contCk         1930 FD1 7C 0 AD F9         JSR GetAddrWP get address of buffer         1934 FD52 C0 AD F9         JSR GetAddrWP get number of pages for buffer         1940 FD57 20 AD F9         JSR GetByCntWP get number of bytes for buffer         1941 FD52 80 AA         BRA CmdInterp         1942 FD5C 20 AD F9         JSR ShowAllParameters         1944 FD52 20 AD F9         JSR ShowAllParameters show buffer parameters         1947 FD5A 80 A2         BRA CmdInterp         1948 FD5C 20 AD F9         JSR ShowAllParameters         1949 FD5F 80 1A         BRA cint         1950 FD71 20 75 FA   ci5 JSR GetByCont+1         1951 FD74 20 AD F9         JSR ShowAllParameters         1952 FD77 80 12         BRA cint         1953 FD79 20 6D FC   ci6       JSR WriteLn         1954 FD75 20 6D FC   ci6       JSR KowAllParameters         1955 FD76 80 0A         BRA cint         1955 FD76 80 0A         BRA cint         1955 FD76 80 0A         BRA cint         1956 FD76 120 20 CF FB   ci3		-	
1935 FDCE F0 62       FEQ. ciD         1936 FDCD C9 64       CMP #'d'         1937 FDCF F0 65       BEQ. cid         1938 FDD1 4C 92 FE         JMP contCk         1938 FDD2 20 32 FA   cil       JSR GetAddrWP get address of buffer         1940 FDD5 20 AD F9         JSR GetAddrWP get number of pages for buffer         1941 FDD5 40 AD F9         JSR GetPgCntWP get number of pages for buffer         1944 FDE2 40 AD F9         JSR ShowAllParameters         1944 FDE2 40 AD F9         JSR ShowAllParameters         1945 FDE4 20 56 FA   ci3       JSR GetPgCntWP get number of bytes for buffer         1945 FDE4 20 AD F9         JSR ShowAllParameters         1947 FDEA 60 A2       BRA CmdInterp         1948 FDE2 20 AD F9         JSR ShowAllParameters         1947 FDEA 60 A2       BRA Cint         1950 FDF1 20 7E FA   ci5       JSR WriteLn         1951 FDF4 20 AD F9         JSR WriteLn         1952 FDF7 80 0A         BRA cint         1954 FDF2 20 GD FC   ci6       JSR WriteLn         1955 FDF7 80 0A         BRA cint         1956 FPE1 20 20 CF   ci7       JSR WriteLn         1956 FPE1 20 20 CF   ci8       JSR CodHexData load data into buffer by hand         1956 FPE1 20 20 CF   ci8       JSR SetDTRBi         1956 FPE1 20 15 F3   JSR SetDTR			
1936 FDCD C9 64         CMF #'d'           1937 FDCF 065         BEQ cid           1938 FDD1 4C 92 FE           JMP contCk           1938 FDD2 20 32 FA   cil         JSR GetAddrWP get address of buffer           1938 FDD4 20 32 FA   cil         JSR GetAddrWP get number of pages for buffer           1940 FDD7 20 AD F9           JSR GetBCChWP get number of pages for buffer           1942 FDDC 20 6A FA   cil         JSR GetBYCChWP get number of bytes for buffer           1944 FDE2 20 AD F9           JSR GetByCchWP get number of bytes for buffer           1944 FDE2 20 AD F9           JSR ShowAllParameters           1945 FDE7 420 AD F9           JSR ShowAllParameters           1946 FDE7 20 AD F9           JSR ShowAllParameters           1947 FDEA 80 A2           BRA CmdInterp           1948 FDE7 20 AD F9           JSR ShowAllParameters           1951 FDE7 40 12 /         FRA cint           1955 FDE7 80 12 /         BRA cint           1955 FDE7 80 0A           BRA cint           1955 FDE7 80 0A           BRA cint           1956 FE01 20 2C FB   ci1         JSR FlowAllParameters           1956 FE01 20 2C CFB   ci3         JSR LoaddexData load data into buffer by hand           1956 FE01 20 C CF B   ci3         JSR Sop set rts bit to user-pushed value           1956 FE01 20 C FJ   ciB         JSR Pop s		•	
1937 FDCF F0 65       FEQ_ cid         1938 FDD1 4C 92 FE         JMP contCk         1939 FD4 20 32 FA   cil       JSR GetAdTWP get address of buffer         1940 FDD7 20 AD F9         JSR ShowAllParameters         1941 FDD8 80 B2         BRA CmdInterp         1942 FDD2 20 AD F9         JSR ShowAllParameters         1943 FDDF 20 AD F9         JSR ShowAllParameters         1944 FDE2 80 AA         BRA CmdInterp         1945 FDE4 20 56 FA   cil       JSR ShowAllParameters         1946 FDE7 20 AD F9         JSR ShowAllParameters         1947 FDEA 80 A2         BRA CmdInterp         1948 FDEC 20 AD F9         JSR ShowAllParameters         1947 FDEA 20 AD F9         JSR ShowAllParameters         1950 FDF1 20 7E FA   cil       JSR ShowAllParameters         1951 FDF4 20 AD F9         JSR ShowAllParameters         1952 FDF7 80 12       FF   cil         1954 FDF8 40 1A         BRA cint         1955 FDF8 40 A1         GRA cint         1955 FDF8 40 A1         JSR FillRoutine fill buffer with hex character         1955 FDF8 40 A1         CMP F4         1955 FDF9 90 EE         BCC ci6         1956 FE01 20 20 7C FB   ci8       JSR Pop set rts bit to user-pushed value         1956 FE01 80 F0         LDA StyteContF1			
1938 FDD1 4C 92 FE       JMP       contCk         1939 FDD4 20 32 FA       cil       JSR       GetAddwPP get address of buffer         1940 FDD7 20 AD F9       JSR       ShowAllParameters         1941 FDDA 80 B2       BRA       CmdInterp         1942 FDDC 20 6A FA       cil       JSR       ShowAllParameters         1944 FDE2 80 AA       BRA       CmdInterp         1944 FDE2 20 AD F9       JSR       GetByCtntWP get number of bytes for buffer         1945 FDE4 20 56 FA [cil       JSR       GetBytCntWP get number of bytes for buffer         1946 FDE7 20 AD F9       JSR       ShowAllParameters         1947 FDEA 80 A2       BRA       CmdInterp         1948 FDE2 20 AD F9       ISR       ShowAllParameters         1949 FDE7 80 12       BRA       Cint         1950 FDF1 20 7E FA [ci5       JSR       GetAllParameters         1951 FDF4 20 AD F9       JSR       ShowAllParameters         1952 FDF7 80 12       BRA       cint         1953 FDF5 20 6D FC [ci6       JSR       FrintMem dump out buffer to screen         1955 FDF6 80 0A       BRA       cint         1956 FE01 20 2C FB [ci7       JSR       FillRoutine fill buffer with hex character         1955 FDF6 80 0A       BRA       cin			
1939 FDD 20 AD F9         JSR       GetAddrWP get address of buffer         1940 FDD 20 AD F9         JSR ShowAllParameters         1941 FDDA 80 B2         BRA CmdInterp         1942 FDDC 20 GA FA   ci2       JSR GetPgCntWP get number of pages for buffer         1943 FDDE 20 AD F9         JSR ShowAllParameters         1944 FDE2 80 AA         ERA CmdInterp         1945 FDE4 20 56 FA   ci3       JSR ShowAllParameters         1947 FDEA 80 A2         BRA CmdInterp         1948 FDEC 20 AD F9         JSR ShowAllParameters         1947 FDEA 80 A2         BRA Cint         1950 FDF1 20 TE FA   ci5       JSR ShowAllParameters         1951 FDF4 20 AD F9         JSR ShowAllParameters         1952 FDF7 80 12         BRA Cint         1953 FDF7 80 0A         BRA Cint         1954 FDFC 20 GA F5         JSR FillRoutine fill buffer with hex character         1955 FDFF 80 0A         BRA Cint         1955 FDF7 80 0A         BRA Cint         1955 FDF7 80 0A         BRC Ci6         1956 FD01 20 20 CFB   ci7       JSR FullRoutine fill buffer with hex character         1957 FD04 AD 1C 02         LDA ByteCount+1         1958 FE07 90 EE         BCC ci6       Print to screen IF < 4 pages			
1940 FDD 7 20 AD F9         JSR       ShowAllParameters         1941 FDDA 80 B2         BRA       CmdInterp         1942 FDDC 20 6A FA   ci2       JSR       GetPgCntWP get number of pages for buffer         1943 FDDF 20 AD F9         JSR       GetByCntWP get number of bytes for buffer         1944 FDE2 80 AA         BRA       CmdInterp         1945 FDE4 20 56 FA   ci3       JSR       GetBytCntWP get number of bytes for buffer         1947 FDEA 80 A2         BRA       CmdInterp         1948 FDEC 20 AD F9   ci4       JSR       ShowAllParameters         1947 FDEA 80 A2         BRA       CmdInterp         1948 FDEC 20 AD F9   ci4       JSR       ShowAllParameters         1951 FDF4 20 AD F9         JSR       GetAllPara       prompt user for all buffer parameters         1952 FDF7 80 12         ERA       cint       1955 FDF7 80 0A         BRA         1955 FDF7 80 0A         ERA       cint       1956 FE01 20 2C FB   ci7       JSR       PrintMem dump out buffer to screen         1954 FDFC 20 AD F9         JSR       MyteCont+1       1956 FE01 20 2C         LDA ByteCont+1         1955 FE07 F0 0 A         ERA cint       1957 FE04 4D 1C 02         LDM YCONterp         1956 FE01 20 7C FB   ci18       JSR SetRTSbit       1960 FE02 4C 8E FD   cint <td></td> <td></td> <td></td>			
1941 FDDA 80 B2               ERA CmdInterp         1942 FDDC 20 6A F4 ci2       JSR GetPgCntWP get number of pages for buffer         1943 FDDF 20 AD F9         JSR ShowAllParameters         1944 FDE2 80 AA         ERA CmdInterp         1945 FDE4 20 56 FA ci3       JSR ShowAllParameters         1947 FDE5 80 A2         ERA CmdInterp         1948 FDE7 20 AD F9         JSR ShowAllParameters         1947 FDE5 80 1A         ERA CmdInterp         1948 FDE7 20 AD F9         JSR ShowAllParameters show buffer parameters         1950 FDF1 20 7E FA [ci5       JSR GetAllParameters         1951 FDF4 20 AD F9         JSR ShowAllParameters         1952 FDF7 80 12         ERA cint         1953 FDF7 80 12         ERA cint         1954 FDF2 02 6A F5         JSR FillRoutime fill buffer with hex character         1955 FDF7 80 0A         ERA cint         1955 FDF7 80 0A         ERC ci6         1955 FDF9 90 EE         ECC ci6       Print to screen IF < 4 pages			-
1942 FDDC 20 6A FA [ci2       JSR       GetBgCntWP get number of pages for buffer         1943 FDDF 20 AD F9         JSR       ShowAllParameters         1944 FDE2 80 AA         BRA       CmdInterp         1945 FDE4 20 56 FA [ci3       JSR       GetBytCntWP get number of bytes for buffer         1946 FDE7 20 AD F9         JSR       ShowAllParameters         1947 FDEA 80 A2         BRA       CmdInterp         1948 FDEC 20 AD F9   ci4       JSR       ShowAllParameters         1949 FDEF 80 1A         BRA       CndInterp         1950 FDF1 20 7E FA [ci5       JSR       GetAlPar prompt user for all buffer parameters         1951 FDF4 20 AD F9         JSR       ShowAllParameters         1952 FDF7 80 12         BRA       Cint         1953 FDF9 20 6D FC [ci6       JSR       WriteLn         1954 FDFC 20 6A F5         JSR       WriteLn         1955 FDF7 80 0A         BRA       Cint         1954 FDF2 20 0A F C FB [ci7       JSR       Filkoutine fill buffer with hex character         1957 FDF0 4D 1C 02         LDA ByteCount+1       1958 FE07 20 0C FB [ci8       JSR         1958 FE07 20 70 FB [ci8       JSR ShowLotterp       set rts bit to user-pushed value         1956 FE08 20 70 FB [ci8       JSR SetTRBit       1966 FE18 20 FO F1 [ci			
1943 FDDF 20 AD F9         JSR ShowAllParameters         1944 FDE2 80 AA         BRA CmdInterp         1945 FDE4 20 56 FA  ci3 JSR GetBytCntWP get number of bytes for buffer         1946 FDE7 20 AD F9         JSR ShowAllParameters         1947 FDE4 80 A2         BRA CmdInterp         1948 FDEC 20 AD F9  ci4 JSR ShowAllParameters show buffer parameters         1949 FDEF 80 1A         BRA Cint         1950 FDF1 20 7E FA  ci5 JSR GetAllPar prompt user for all buffer params         1951 FDF4 20 AD F9         JSR ShowAllParameters         1952 FDF7 80 12         BRA Cint         1953 FDF9 20 6D FC  ci6 JSR PrintMem dump out buffer to screen         1954 FDFC 20 6A F5         JSR ShowAllParameters         1955 FDFF 80 0A         BRA Cint         1955 FDFF 80 0A         BRA Cint         1955 FDFF 80 0A         BRA Cint         1955 FE01 20 2C FB  ci7 JSR FillRoutine fill buffer with hex character         1956 FE01 20 2C FB  cint JMP CmdInterp         1961 FE0E 20 7C FB  ci8 JSR LoadHexData load data into buffer by hand         1962 FE11 80 E6         BRA cint         1963 FE13 20 FO F1  ciB JSR Pop set rts bit to user-pushed value         1964 FE16 20 15 F3         JSR SetDTRBit         1965 FE19 80 F0         BRA cint         1966 FE18 20 F0 F1  ciB JSR Pop set rts bit to user-pushed value <td></td> <td>-</td> <td>-</td>		-	-
1944 FDE2 80 AA       BRA CmdInterp         1945 FDE4 20 56 FA   ci3       JSR GetBytCntWP get number of bytes for buffer         1946 FDE7 20 AD F9         JSR ShowAllParameters         1947 FDEA 80 A2         BRA CmdInterp         1948 FDE7 20 AD F9   ci4       JSR ShowAllParameters show buffer parameters         1949 FDEF 80 1A         BRA cint         1950 FDF1 20 7E FA   ci5       JSR GetAllPar prompt user for all buffer params         1952 FDF7 80 12         BRA cint         1953 FDF7 20 6D FC   ci6       JSR NovAllParameters         1954 FDFC 20 6A F5         JSR WriteLn         1955 FDFF 80 0A         BRA cint         1955 FDF7 80 12 02 CF B   ci7       JSR FillRoutine fill buffer with hex character         1955 FDF7 80 0A         BRA cint         1955 FDF7 80 0A         CMP #4         1958 FE07 90 EE         BCC ci6         1959 FE09 90 EE         BCC ci6         1950 FE08 4C 8E FD   cint       JMP CmdInterp         1961 FE0E 20 7C FB   ci8       JSR Pop set rts bit to user-pushed value         1964 FE1E 20 10 F1   ciB       JSR Pop set rts bit to user-pushed value         1964 FE1E 20 10 F1   ciD       JSR Pop set rts bit to user-pushed value         1965 FE19 80 F0         BRA cint         1966 FE1B 20 F0 F1   ciD       JSR Pop set rts bit			
1945 FDE4 20 56 FA [ci3       JSR GetBytCntWP get number of bytes for buffer         1946 FDE7 20 AD F9       JSR ShowAllParameters         1947 FDEA 80 A2       BRA CmdInterp         1948 FDEC 20 AD F9 [ci4       JSR ShowAllParameters show buffer parameters         1949 FDEF 80 1A       BRA Cint         1950 FDF1 20 7E FA [ci5       JSR GetAllPar prompt user for all buffer parameters         1951 FDF4 20 AD F9       JSR ShowAllParameters         1952 FDF7 80 12       BRA cint         1953 FDF7 20 6D FC [ci6       JSR WriteIn         1954 FDF2 20 6A F5       JSR WriteIn         1955 FDF7 80 0A       BRA cint         1955 FDF7 80 12       C2 C FB [ci7         1955 FDF7 80 0A       BRA cint         1955 FDF9 00 E       BCC ci6         1957 FE04 AD 1C 02       TDA ByteCont+1         1958 FE07 90 0E       BCC ci6         1950 FE08 4C 8E FD [cint       JMP CmdInterp         1961 FE0E 20 07 F1 [ciB       JSR Pop set rts bit to user-pushed value         1963 FE13 20 F0 F1 [ciB       JSR Pop set dtr bit to user-pushed value         1964 FE16 20 01 F3         JSR SetDTRBit         1966		-	
1946 FDE7 20 AD F9       JSR ShowAllParameters         1947 FDEA 80 A2       BRA CmdInterp         1948 FDEE 20 AD F9 ci4       JSR ShowAllParameters show buffer parameters         1949 FDEF 80 IA       BRA Cint         1950 FDF1 20 7E FA [ci5       JSR GetAllParameters         1951 FDF4 20 AD F9       JSR ShowAllParameters         1952 FDF7 80 I2       BRA Cint         1953 FDF9 20 6D FC [ci6       JSR FrintMem dump out buffer to screen         1954 FDFC 20 6A F5       JSR FillRoutine fill buffer with hex character         1955 FDF7 80 0A       BRA cint         1955 FDF7 60 A1 C02       LDA ByteCount+1         1958 FE07 C9 04       CMP #4         1959 FE09 90 EE       BCC ci6       Print to screen IF < 4 pages			
1947       FDEA 80 A2               BRA CmdInterp         1948       FDEC 20 AD F9   ci4       JSR ShowAllParameters show buffer parameters         1949       FDEF 80 1A       BRA cint         1950       FDF1 20 7E FA   ci5       JSR GetAllPar prompt user for all buffer params         1951       FDF4 20 AD F9         JSR ShowAllParameters         1952       FDF7 80 12       BRA cint         1953       FDF7 80 0A       BRA cint         1954       FDF7 80 0A       BRA cint         1955       FDF7 80 0A       BRA cint         1958       FE07 09 04       CMP #4         1959       FE00 90 EE       BCC ci6       Print to screen IF < 4 pages			
1948FDEC 20 AD F9cidJSRShowAllParameters show buffer parameters1949FDEF 80 1ABRAcint1950FDF1 20 7E FAci5JSRGetAllPar1951FDF7 80 12BRAcint1952FDF9 20 6D FCISRShowAllParameters1953FDF9 20 6D FCISRPrintMemdump out buffer to screen1954FDF7 80 0ABRAcint1955FDF8 80 0ABRAcint1955FDF7 60 4D 1C 02LDAByteCount+11956FE01 20 2C FB  ci7JSRFillRoutine fill buffer with hex character1957FDF7 60 4D 1C 02LDAByteCount+11958FE07 C9 04CMF #41959FE09 90 EEBCCci61960FE02 40 7C FB  ci8JSRLoadHexData load data into buffer by hand1962FE11 80 E6BRAci61963FE12 20 01 F3JSRSetRTSBit1964FE16 20 01 F3JSRSetRTSBit1965FE19 80 F0BRAcint1966FE12 20 15 F3JSRSetDTRBit1968FE23 20 84 F8 ciCJSRPrintRegs1971FE28 A9 00cicLDA#FALSE1974FE28 A9 01cicLDA#FALSE1974FE28 A9 01cicLDA#FALSE1974FE28 A9 01cicLDA#FALSE1974FE28 A9 00cicLDA#FALSE1974FE28 A9 01 <td< td=""><td></td><td></td><td></td></td<>			
1949       FDEF       80       1A       BRA       cint         1950       FDF1       20       7E       FA       cist       JSR       GetAllPar prompt user for all buffer params         1951       FDF4       20       AD       FP       JSR       ShowAllParameters         1952       FDF7       80       12       I       BRA       cint         1953       FDF9       20       6D       FC       icit       JSR       WriteLn         1955       FDF       80       0A       I       BRA       cint         1955       FDF0       20       2C       FB       icit       JSR       FillRoutine fill buffer with hex character         1955       FDF0       90       E       I       BCC       cid       Print to screen IF < 4 pages			-
1950       FDF1 20 7E FA (ci5       JSR       GetAllPar prompt user for all buffer params         1951       FDF4 20 AD F9       JSR       ShowAllParameters         1952       FDF9 80 12       I       BRA cint         1953       FDF9 20 6D FC (ci6       JSR       PrintMem dump out buffer to screen         1954       FDF7 80 0A       I       BRA cint         1955       FDF8 00 0A       BRA cint         1955       FDF7 20 62 C FB [ci7       JSR       FillRoutine fill buffer with hex character         1957       FDF 70 04 1       CMP #4         1958       FE07 20 04 [       CMP #4         1959       FE09 90 EE [       BCC ci6       Print to screen IF < 4 pages			-
1951       FDF4 20       AD F9       JSR       ShowAllParameters         1952       FDF7 80       12       BRA       cint         1953       FDF9 20       6D FC       cid       JSR       PrintMem       dump out buffer to screen         1954       FDF7 80       0A       BRA       cint         1955       FDF8 00       A       BRA       cint         1955       FDF7 80       0A       BRA       cint         1955       FDF7 80       0A       BRA       cint         1955       FDF7 00       0A       BRA       cint         1957       FE04 AD 1C 02       LDA       ByteCount+1         1958       FE07 90       EE       BCC       ci6       Print to screen IF < 4 pages		•	
1952 FDF7 80 12               BRA cint         1953 FDF9 20 6D FC [ci6       JSR PrintMem dump out buffer to screen         1954 FDFC 20 6A F5         JSR WriteLn         1955 FDFF 80 0A         BRA cint         1955 FDFF 80 0A         D2 2C FB [ci7 JSR FillRoutine fill buffer with hex character         1957 FDC4 AD 1C 02         LDA ByteCount+1         1958 FE07 C9 04         CMP #4         1959 FE08 40 8E FD [cint JMP CmdInterp         1961 FE0E 20 7C FB [ci8 JSR LoadHexData load data into buffer by hand         1962 FE11 80 E6         ERA ci6         1964 FE16 20 01 F3         JSR SetRTSBit         1965 FE19 80 F0         ERA cint         1966 FE18 20 F0 F1 [ciB JSR Pop set dtr bit to user-pushed value         1967 FE1E 20 15 F3         JSR SetDTRBit         1968 FE21 80 F0 F1 [cib JSR Pop set dtr bit to user-pushed value         1967 FE12 20 15 F3         JSR SetDTRBit         1968 FE22 80 82         ERA cint         1969 FE23 08 4F8 [ciC JSR PrintRegs print to screen CPU registers         1971 FE28 A9 00 [cic LDA #FALSE turn off print register SBR         1972 FE2A 8D 21 02         STA TraceFlag         1973 FE2D 80 DC         ERA cint         1974 FE2F A9 01 [ciD LDA #FALSE turn debugging on         1975 FE31 80 [E 02         STA DebugFlag			
1953       FDF9       20       6D       FC        ci6       JSR       PrintMem       dump out buffer to screen         1954       FDF7       80       A       ISR       WriteLn         1955       FDF7       80       A       IBRA       Cint         1955       FDF7       80       A       IC       IC         1956       FE07       20       2C       FB        ci7       JSR         1957       FE04       AD       IC       02       ILDA       ByteCount+1         1958       FE07       90       EE       IC       Ci6       Print to screen IF < 4 pages			
1954       FDFC 20 6A F5         JSR WriteLn         1955       FDFF 80 0A         ERA cint         1956       FE01 20 2C FB   ci7       JSR FillRoutine fill buffer with hex character         1957       FE04 AD 1C 02         LDA ByteCount+1         1958       FE07 C9 04         CMP #4         1959       FE09 90 EE         BCC ci 6       Print to screen IF < 4 pages		•	
1955       FDFF 80 0A               BRA cint         1956       FE01 20 2C FB  ci7       JSR FillRoutine fill buffer with hex character         1957       FE04 AD 1C 02         LDA ByteCount+1         1958       FE07 C9 04         CMP #4         1959       FE09 90 EE         BCC ci6 Print to screen IF < 4 pages			-
1956       FE01       20       2C       FB        ci7       JSR       FillRoutine fill buffer with hex character         1957       FE04       AD       1C       02       LDA       ByteCount+1         1958       FE07       C9       04               CMP       #4         1959       FE09       90       EE               BCC       ci6       Print to screen IF < 4 pages		-	
1957       FE04       AD       1C       02               LDA       ByteCount+1         1958       FE07       C9       04               CMP       #4         1959       FE09       90       EE               BCC       Ci6       Print to screen IF < 4 pages		•	
1958       FE07       C9       04       Image: CMP       #4         1959       FE09       90       EE       Image: BCC       Cife       Print to screen IF < 4 pages		-	
1959 FE09 90 EE       BCC ci6       Print to screen IF < 4 pages			-
1960       FEOB       4C       SE       FD        cint       JMP       CmdInterp         1961       FEOE       20       7C       FB        cis       JSR       LoadHexData       load       data       into       buffer       by hand         1962       FE11       80       E6               BRA       ci6         1963       FE12       20       OI       F3       JSR       SetRTSBit         1964       FE12       20       OI       F3       JSR       SetRTSBit         1964       FE12       20       F1        cib       JSR       Pop       set dtr       bit to user-pushed value         1964       FE12       20       F0       I       BRA       cint         1965       FE12       80       F2       IS       SetDTRBit         1968       FE21       80       E8               BRA       cint         1970       FE26       80       E3               BRA       cint         1971       FE26       80       D2               STA       TraceFlag         1973       FE27       80       DC               BRA       cint		•	
1961 FE0E 20 7C FB   ci8       JSR LoadHexData load data into buffer by hand         1962 FE11 80 E6         BRA ci6         1963 FE13 20 F0 F1   ciB       JSR Pop set rts bit to user-pushed value         1964 FE16 20 01 F3         JSR SetRTSBit         1965 FE19 80 F0         BRA cint         1966 FE1B 20 F0 F1   cib       JSR Pop set dtr bit to user-pushed value         1967 FE1E 20 15 F3         JSR SetDTRBit         1968 FE21 80 E8         BRA cint         1969 FE23 20 84 F8   ciC       JSR PrintRegs print to screen CPU registers         1971 FE28 A9 00   cic       LDA #FALSE turn off print register SBR         1972 FE2A 8D 21 02         STA TraceFlag         1974 FE2F A9 01   ciD       LDA #TRUE turn debugging on         1975 FE31 8D 1E 02         STA DebugFlag         1976 FE34 80 D5         BRA cint         1977 FE36 A9 00   cid       LDA #FALSE turn debugging off         1978 FE38 8D 1E 02         STA DebugFlag         1979 FE38 80 CE         BRA cint         1980 FE3D 20 8B FA   ciG       JSR ResetBufferPointers Run program out of ram         1981 FE40 6C E0 00         JMP (BufferPointer1)         1982 FE43 20 4D F8   ciH       JSR HexToDecimal convert 4-digit hex to decimal         1983 FE46 80 C3         BRA cint         1984 FE48 20 EF F6   ciL <td></td> <td></td> <td></td>			
1962       FE11       80       E6       BRA       ci6         1963       FE13       20       F0       F1       ciB       JSR       Pop       set rts bit to user-pushed value         1964       FE16       20       01       F3       JSR       Pop       set rts bit to user-pushed value         1965       FE19       80       F0       BRA       cint         1966       FE1E       20       15       F3       JSR       SetDTRBit         1968       FE21       80       E8       BRA       cint         1969       FE23       20       84       F8       cic         1970       FE26       80       E3       BRA       cint         1970       FE28       A9       00       cic       LDA       #FALSE       turn off print register SBR         1972       FE2A       80       DC       BRA       cint       1974         1973       FE2D       80       DC       BRA       cint         1974       FE2F       A9       01       ciD       LDA       #TRUE       turn debugging on         1975       FE31       80       DE       BRA       cint </td <td></td> <td></td> <td>-</td>			-
1964       FE16       20       01       F3               JSR       SetRTSBit         1965       FE19       80       F0               BRA       cint         1966       FE18       20       F0       F1        cib       JSR       Pop       set dtr bit to user-pushed value         1967       FE1E       20       15       F3               JSR       SetDTRBit         1968       FE21       80       E8               BRA       cint         1969       FE23       20       84       F8        cic       JSR       PrintRegs       print to screen CPU registers         1970       FE26       80       E3               BRA       cint         1971       FE28       A9       00        cic       LDA       #FALSE       turn off print register SBR         1973       FE2D       80       DC               BRA       cint         1974       FE2F       A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       80       1E       02               STA       DebugFlag         1977       FE36       A9       00<			-
1964       FE16       20       01       F3               JSR       SetRTSBit         1965       FE19       80       F0               BRA       cint         1966       FE1B       20       F0       F1        cib       JSR       Pop       set dtr bit to user-pushed value         1967       FE1E       20       15       F3               JSR       SetDTRBit         1968       FE21       80       E8               BRA       cint         1969       FE23       20       84       F8        cic       JSR       PrintRegs       print to screen CPU registers         1970       FE26       80       E3               BRA       cint         1971       FE28       A9       00        cic       LDA       #FALSE       turn off print register SBR         1973       FE2D       80       DC               BRA       cint         1974       FE2F A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       80       1E       02               STA       DebugFlag         1977       FE36       A9       00	1963 FE13 20 F0 F1	ciB JSR	Pop set rts bit to user-pushed value
1965       FE19       80       F0               BRA       cint         1966       FE1E       20       F0       F1        cib       JSR       Pop       set dtr bit to user-pushed value         1967       FE1E       20       15       F3       JSR       SetDTRBit         1968       FE21       80       E8               BRA       cint         1969       FE23       20       84       F8        ciC       JSR       PrintRegs       print to screen CPU registers         1970       FE26       80       E3               BRA       cint         1971       FE28       A9       00        cic       LDA       #FALSE       turn off print register SBR         1972       FE2A       8D       D1       02       STA       TraceFlag         1973       FE2D       80       DC               BRA       cint         1974       FE2F A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02               STA       DebugFlag         1977       FE36       A9       00        cid       LDA			
1967       FE1E       20       15       F3       JSR       SetDTRBit         1968       FE21       80       E8       BRA       cint         1969       FE23       20       84       F8       ciC       JSR       PrintRegs       print to screen CPU registers         1970       FE26       80       E3       BRA       cint         1971       FE28       A9       00       cic       LDA       #FALSE       turn off print register SBR         1971       FE2A       8D       21       02       STA       TraceFlag         1973       FE2D       80       DC       BRA       cint         1974       FE2F       A9       01       ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02       STA       DebugFlag         1976       FE34       80       D5       BRA       cint         1977       FE36       A9       00       cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00       cid       LDA       #FALSE       turn debugging off         1978       FE38			cint
1967       FE1E       20       15       F3       JSR       SetDTRBit         1968       FE21       80       E8       BRA       cint         1969       FE23       20       84       F8       ciC       JSR       PrintRegs       print to screen CPU registers         1970       FE26       80       E3       BRA       cint         1971       FE28       A9       00       cic       LDA       #FALSE       turn off print register SBR         1971       FE2A       8D       21       02       STA       TraceFlag         1973       FE2D       80       DC       BRA       cint         1974       FE2F       A9       01       ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02       STA       DebugFlag         1976       FE34       80       D5       BRA       cint         1977       FE36       A9       00       cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00       cid       LDA       #FALSE       turn debugging off         1978       FE38	1966 FE1B 20 F0 F1	cib JSR	Pop set dtr bit to user-pushed value
1969       FE23       20       84       F8        ciC       JSR       PrintRegs       print to screen CPU registers         1970       FE26       80       E3               BRA       cint         1971       FE28       A9       00        cic       LDA       #FALSE       turn off print register SBR         1972       FE2A       8D       21       02               STA       TraceFlag         1973       FE2D       80       DC               BRA       cint         1974       FE2F       A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02               STA       DebugFlag         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE38       80       CE               BRA       cint         1980       FE3D       20	1967 FE1E 20 15 F3	JSR	SetDTRBit
1970       FE26       80       E3               BRA       cint         1971       FE28       A9       00        cic       LDA       #FALSE       turn off print register SBR         1972       FE2A       8D       21       02               STA       TraceFlag         1973       FE2D       80       DC               BRA       cint         1974       FE2F       A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02               STA       DebugFlag         1976       FE34       80       D5               BRA       cint         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE3B       80       CE               BRA       cint         1980       FE3D       20       8B       FA        ciG       JSR	1968 FE21 80 E8	BRA	cint
1971       FE28       A9       00        cic       LDA       #FALSE       turn off print register SBR         1972       FE2A       8D       21       02               STA       TraceFlag         1973       FE2D       80       DC               BRA       cint         1974       FE2F       A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02               STA       DebugFlag         1976       FE34       80       D5               BRA       cint         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE3B       80       CE               BRA       cint         1980       FE3D       20       8B       FA        ciG       JSR       ResetBufferPointers       Run program out of ram         1981       FE40       6C       E0       00               JMP       (BufferPointer1)         1982       FE43       20 <td< td=""><td>1969 FE23 20 84 F8</td><td> ciC JSR</td><td>PrintRegs print to screen CPU registers</td></td<>	1969 FE23 20 84 F8	ciC JSR	PrintRegs print to screen CPU registers
1972       FE2A       8D       21       02               STA       TraceFlag         1973       FE2D       80       DC               BRA       cint         1974       FE2F       A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02       STA       DebugFlag         1976       FE34       80       D5               BRA       cint         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE3B       80       CE               BRA       cint         1980       FE3D       20       8B       FA        ciG       JSR       ResetBufferPointers       Run program out of ram         1981       FE40       6C       E0       00               JMP       (BufferPointer1)         1982       FE43       20       4D       F8	1970 FE26 80 E3	BRA	cint
1973 FE2D 80 DC               BRA cint         1974 FE2F A9 01        ciD       LDA #TRUE       turn debugging on         1975 FE31 8D 1E 02         STA DebugFlag         1976 FE34 80 D5               BRA cint         1977 FE36 A9 00        cid       LDA #FALSE       turn debugging off         1978 FE38 8D 1E 02         STA DebugFlag         1979 FE3B 80 CE               BRA cint         1980 FE3D 20 8B FA  ciG       JSR ResetBufferPointers Run program out of ram         1981 FE40 6C E0 00         JMP (BufferPointer1)         1983 FE46 80 C3         BRA cint         1984 FE48 20 EF F6  ciL       JSR GetSingleHexNum read single bit input #	1971 FE28 A9 00	cic LDA	<b>#FALSE</b> turn off print register SBR
1974       FE2F       A9       01        ciD       LDA       #TRUE       turn debugging on         1975       FE31       8D       1E       02               STA       DebugFlag         1976       FE34       80       D5               BRA       cint         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE3B       80       CE               BRA       cint         1980       FE3D       20       8B       FA        ciG       JSR       ResetBufferPointers       Run program out of ram         1981       FE40       6C       E0       00               JMP       (BufferPointer1)         1982       FE43       20       4D       F8        ciH       JSR       HexToDecimal convert 4-digit hex to decimal         1983       FE46       80       C3               BRA       cint         1984       FE48	1972 FE2A 8D 21 02	STA	TraceFlag
1975       FE31       8D       1E       02               STA       DebugFlag         1976       FE34       80       D5               BRA       cint         1977       FE36       A9       00         cid       LDA       #FALSE       turn debugging off         1977       FE36       A9       00         cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE38       8D       CE               BRA       cint         1980       FE3D       20       8B       FA         ciG       JSR       ResetBufferPointers       Run program out of ram         1981       FE40       6C       E0       00               JMP       (BufferPointer1)         1982       FE43       20       4D       F8         ciH       JSR       HexToDecimal convert 4-digit hex to decimal         1983       FE46       80       C3               BRA       cint         1984       FE48       20       EF       F6         ciL       JSR       GetSingleInput         1985       FE4B	1973 FE2D 80 DC	BRA	cint
1976 FE34 80 D5       BRA cint         1977 FE36 A9 00        cid       LDA #FALSE turn debugging off         1978 FE38 8D 1E 02       STA DebugFlag         1979 FE3B 80 CE       BRA cint         1980 FE3D 20 8B FA  ciG       JSR ResetBufferPointers Run program out of ram         1981 FE40 6C E0 00         JMP (BufferPointer1)         1982 FE43 20 4D F8  ciH       JSR HexToDecimal convert 4-digit hex to decimal         1983 FE46 80 C3                 1984 FE48 20 EF F6  ciL       JSR GetSingleHexNum read single bit input #         1985 FE4B 20 FD F3         JSR GetSingleInput	1974 FE2F A9 01	ciD LDA	#TRUE turn debugging on
1977       FE36       A9       00        cid       LDA       #FALSE       turn debugging off         1978       FE38       8D       1E       02               STA       DebugFlag         1979       FE3B       80       CE               BRA       cint         1980       FE3D       20       8B       FA        ciG       JSR       ResetBufferPointers       Run program out of ram         1981       FE40       6C       E0       00               JMP       (BufferPointer1)         1982       FE43       20       4D       F8        ciH       JSR       HexToDecimal convert 4-digit hex to decimal         1983       FE46       80       C3               BRA       cint         1984       FE48       20       EF       F6        ciL       JSR       GetSingleHexNum read single bit input #         1985       FE4B       20       FD       F3               JSR       GetSingleInput	1975 FE31 8D 1E 02	STA	DebugFlag
1978 FE38 8D 1E 02         STA DebugFlag         1979 FE3B 80 CE         BRA cint         1980 FE3D 20 8B FA  ciG       JSR ResetBufferPointers Run program out of ram         1981 FE40 6C E0 00         JMP (BufferPointer1)         1982 FE43 20 4D F8  ciH       JSR HexToDecimal convert 4-digit hex to decimal         1983 FE46 80 C3         BRA cint         1984 FE48 20 EF F6  ciL       JSR GetSingleHexNum read single bit input #         1985 FE4B 20 FD F3         JSR GetSingleInput		-	
1979 FE3B 80 CE               BRA cint         1980 FE3D 20 8B FA  ciG       JSR ResetBufferPointers Run program out of ram         1981 FE40 6C E0 00         JMP (BufferPointer1)         1982 FE43 20 4D F8  ciH       JSR HexToDecimal convert 4-digit hex to decimal         1983 FE46 80 C3         BRA cint         1984 FE48 20 EF F6  ciL       JSR GetSingleHexNum read single bit input #         1985 FE4B 20 FD F3         JSR GetSingleInput		cid LDA	
1980 FE3D 20 8B FA  ciGJSR ResetBufferPointersRun program out of ram1981 FE40 6C E0 00  JMP (BufferPointer1)1982 FE43 20 4D F8  ciHJSR HexToDecimal convert 4-digit hex to decimal1983 FE46 80 C3  BRA cint1984 FE48 20 EF F6  ciLJSR GetSingleHexNum read single bit input #1985 FE4B 20 FD F3  JSR GetSingleInput			
1981 FE40 6C E0 00         JMP (BufferPointer1)         1982 FE43 20 4D F8  ciH       JSR HexToDecimal convert 4-digit hex to decimal         1983 FE46 80 C3         BRA cint         1984 FE48 20 EF F6  ciL       JSR GetSingleHexNum read single bit input #         1985 FE4B 20 FD F3         JSR GetSingleInput		•	
1982 FE43 20 4D F8  ciHJSRHexToDecimal convert 4-digit hex to decimal1983 FE46 80 C3 BRAcint1984 FE48 20 EF F6  ciLJSRGetSingleHexNum read single bit input #1985 FE4B 20 FD F3  JSRGetSingleInput			
1983 FE46 80 C3 BRA cint1984 FE48 20 EF F6  ciLJSR GetSingleHexNum read single bit input #1985 FE4B 20 FD F3  JSR GetSingleInput		-	
1984 FE48 20 EF F6  ciLJSR GetSingleHexNum read single bit input #1985 FE4B 20 FD F3  JSR GetSingleInput			-
1985 FE4B 20 FD F3   JSR GetSingleInput		•	
1986 FE4E 20 1D F/   JSR PrintByte		•	
	1980 FE4E 20 ID F7	I JSR	PrintByte

1987 FE51 80 3C	BRA	ci
1988 FE53 20 44 FA  c		GetDestAdWP copy buffer to indicated address
1989 FE56 AD 32 02	LDA	IOState
1990 FE59 48	PHA	
1991 FE5A A9 01	LDA	#InMem1OutMem2
1992 FE5C 20 E0 F3	JSR	
1992 FESC 20 E0 FS   1993 FESF 20 16 FB		
•	JSR	MoveMemory
1994 FE62 68	PLA	
1995 FE63 20 E0 F3	JSR	SetInOut
1996 FE66 80 27	BRA	
1997 FE68 20 87 F5  c		-
1998 FE6B 20 EF F6		GetSingleHexNum
1999 FE6E 20 7F F4	JSR	SOutOn
2000 FE71 80 1C	BRA	
2001 FE73 20 EF F6  c		GetSingleHexNum turn off indicated O/P bit
2002 FE76 20 7A F4	JSR	SOutOff
2003 FE79 80 14	BRA	ci
2004 FE7B 20 FE F6  c		GetHexByte push 2-digit hex to user stack
2005 FE7E 20 E1 F1	JSR	Push
2006 FE81 20 95 F5	JSR	SendASpace
2007 FE84 80 09	BRA	ci
2008 FE86 20 F0 F1  c	ip JSR	Pop pop 2-digit hex from user stack
2009 FE89 20 1D F7	JSR	PrintByte
2010 FE8C 20 95 F5	JSR	SendASpace
2011 FE8F 4C 8E FD  c	i JMP	CmdInterp
2012 FE92 C9 47  c	contCk CMP	#'G'
2013 FE94 F0 A7	BEQ	ciG
2014 FE96 C9 48	CMP	#'H'
2015 FE98 F0 A9	BEQ	CiH
2016 FE9A C9 4C	CMP	#'L'
2010 FESA CS 4C   2017 FE9C F0 AA		
	BEQ	ciL Note:Branches must NOT be further
2017 FE9C F0 AA	BEQ	ciL Note:Branches must NOT be further #'M' than +127 or -128 from program
2017 FE9C F0 AA   2018 FE9E C9 4D	BEQ CMP	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on
2017 FE9C F0 AA   2018 FE9E C9 4D   2019 FEAO F0 B1	BEQ CMP BEQ	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)
2017 FE9C F0 AA   2018 FE9E C9 4D   2019 FEA0 F0 B1   2020 FEA2 C9 4F	BEQ CMP BEQ CMP	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F	BEQ CMP BEQ CMP BEQ CMP	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird#'o'program operation/symptoms.
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2	BEQ CMP BEQ CMP BEQ	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird#'o'program operation/symptoms.cioCurrent version of JAsm does
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9	BEQ CMP BEQ CMP BEQ CMP BEQ CMP	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird#'o'program operation/symptoms.cioCurrent version of JAsm does#'P'not catch this type of error,
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50	BEQ CMP BEQ CMP BEQ CMP BEQ CMP	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird#'o'program operation/symptoms.cioCurrent version of JAsm does#'P'not catch this type of error,ciPso use your LST file to check
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70	BEQ CMP BEQ CMP BEQ CMP BEQ CMP	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird#'o'program operation/symptoms.cioCurrent version of JAsm does#'P'not catch this type of error,ciPso use your LST file to check#'p'the branch's 'Offset' value.
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ BEQ	ciLNote:Branches must NOT be further#'M'than +127 or -128 from programciMcounter. Exceed this range on#'O'ANY branch (BRA, BEQ, BCC, etc)ciO& you may have real weird#'o'program operation/symptoms.cioCurrent version of JAsm does#'P'not catch this type of error,ciPso use your LST file to check#'p'the branch's 'Offset' value.cip
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. ciO Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis</pre>
2017       FE9C       F0       AA         2018       FE9E       C9       4D         2019       FEAO       F0       B1         2020       FEA2       C9       4F         2021       FEA4       F0       C2         2022       FEA6       C9       6F         2023       FEA8       F0       C9         2024       FEAA       C9       50         2025       FEAC       F0       CD         2026       FEAE       C9       70         2027       FEB0       F0       D4         2028       FEB2       C9       53         2029       FEB4       F0       3D         2030       FEB6       C9       73         2031       FEB8       F0       41         2032       FEBA       C9       52	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'R'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'R' ciR</pre>
2017       FE9C       F0       AA         2018       FE9E       C9       4D         2019       FEAO       F0       B1         2020       FEA2       C9       4F         2021       FEA4       F0       C2         2022       FEA6       C9       6F         2023       FEA8       F0       C9         2024       FEAA       C9       50         2025       FEAC       F0       CD         2026       FEAE       C9       70         2027       FEB0       F0       D4         2028       FEB2       C9       53         2029       FEB4       F0       3D         2030       FEB6       C9       73         2031       FEB8       F0       41         2032       FEBA       C9       52         2033       FEBC       F0       2B         2034       FEBE       C9       72	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' ciR #'r'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' ciR #'r' cir</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' ciR #'r' cir</pre>
2017       FE9C       F0       AA         2018       FE9E       C9       4D         2019       FEAO       F0       B1         2020       FEA2       C9       4F         2021       FEA4       F0       C2         2022       FEA6       C9       6F         2023       FEA8       F0       C9         2024       FEAA       C9       50         2025       FEAC       F0       CD         2026       FEAE       C9       70         2027       FEB0       F0       D4         2028       FEB2       C9       53         2029       FEB4       F0       3D         2030       FEB6       C9       73         2031       FEB8       F0       41         2032       FEBA       C9       52         2033       FEBC       F0       2B         2034       FEBE       C9       72         2035       FEC0       F0       2C         2036       FEC2       C9       54	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'s' ciS #'s' cis #'r' cir #'T'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'s' cis #'s' cis #'r' cir #'T' ciT</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'s' cis #'s' cis #'r' cir #'T' ciT</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'T' ciT #'t'</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'T' ciT #'t'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' cir #'r' cir #'t' cit</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' cir #'r' cir #'t' cit</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U'</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2029       FEB4       F0       3D                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U' ciU</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U' ciU</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2035       FEC0       F0       2C         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U' ciU #'u'</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U' ciU #'u'</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2034       FEBE       C9       72         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' cir #'r' cir #'t' cit #'u' ciU #'u' ciu</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' ciS #'s' cis #'r' cir #'r' cir #'t' cit #'u' ciU #'u' ciu</pre>
2017       FE9C       F0       AA                 2018       FE9E       C9       4D                 2019       FEAO       F0       B1                 2020       FEA2       C9       4F                 2021       FEA4       F0       C2                 2022       FEA6       C9       6F                 2023       FEA8       F0       C9                 2023       FEA8       F0       C9                 2024       FEAA       C9       50                 2025       FEAC       F0       CD                 2026       FEAE       C9       70                 2027       FEB0       F0       D4                 2028       FEB2       C9       53                 2030       FEB6       C9       73                 2031       FEB8       F0       41                 2032       FEBA       C9       52                 2033       FEBC       F0       2B                 2035       FEC0       F0       2C         <td< td=""><td>BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP</td><td><pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U' ciU #'u'</pre></td></td<>	BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP BEQ CMP	<pre>ciL Note:Branches must NOT be further #'M' than +127 or -128 from program ciM counter. Exceed this range on #'O' ANY branch (BRA, BEQ, BCC, etc) ciO &amp; you may have real weird #'o' program operation/symptoms. cio Current version of JAsm does #'P' not catch this type of error, ciP so use your LST file to check #'p' the branch's 'Offset' value. cip #'S' cis #'s' cis #'r' cir #'r' cir #'T' ciT #'t' cit #'U' ciU #'u'</pre>

	CMP	#'Y'
2046 FED6 C9 59 2047 FED8 F0 4C	BEQ	
2047 FED8 F0 4C		#'Z'
2048 FEDA C9 5A 2049 FEDC F0 56	-	# Z ciZ
2049 FEDE F0 50 2050 FEDE C9 3F		#'?'
	CMP	
2051 FEE0 F0 58		CiQM
2052 FEE2 C9 2B	CMP	
2053 FEE4 F0 5C	-	CIPM
2054 FEE6 4C 8E FD	-	-
2055 FEE9 20 90 FC		
2056 FEEC 80 F8	BRA	-
		NewTestVector load current buffer addr as
2058 FEF1 80 F3	BRA	<b>-</b>
2059 FEF3 20 FE F6		1 1 5 1
2060 FEF6 20 86 F4	JSR	SOutputByte
2061 FEF9 80 EB	BRA	cmdinterp
2062 FEFB 20 AC F3		
2063 FEFE 80 E6	BRA	cmdinterp current buffer
	ciT LDA	#TRUE WriteChar uses XOn flow control
2065 FF02 8D 23 02	STA	XOnFlag
2066 FF05 80 DF	BRA	cmdinterp
2067 FF07 A9 00	cit LDA	#FALSE WriteChar does not use XOn flow
2068 FF09 8D 23 02	STA	XOnFlag control
2069 FFOC 80 D8	BRA	cmdinterp
2070 FF0E 20 68 FB	ciU JSR	UpLoad Upload current buffer to temp
2071 FF11 80 D3	BRA	
2072 FF13 20 50 FB	ciu JSR	DownLoad Download file from host to SBC
2073 FF16 80 CE	BRA	cmdinterp
2074 FF18 20 AA F5	ciX JSR	
2075 FF1B 8D 58 3A		'X:='
2075 FF1E 3D 00		
20/3 FFIE 3D 00		
	JSR	GetHexBvte
2076 FF20 20 FE F6		GetHexByte
2076 FF20 20 FE F6	TAX	-
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0	TAX BRA	cmdinterp
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5	TAX BRA CIY JSR	- cmdinterp WriteString load 2-digit hex into CPU Y reg
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A	TAX BRA CIY JSR	cmdinterp
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A 2080 FF2C 3D 00	TAX BRA CIY JSR RASZ	cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:='
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A	TAX BRA CIY JSR	- cmdinterp WriteString load 2-digit hex into CPU Y reg
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A 2080 FF2C 3D 00 2081 FF2E 20 FE F6 2082 FF31 A8	TAX BRA JSR RASZ JSR TAY	cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF2C       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2	TAX BRA JSR ASZ JSR JSR TAY BRA	cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF2C       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2084       FF34       20       0C       F4	TAX BRA JSR ASZ JSR JSR TAY BRA CIZ JSR	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF2C       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2084       FF34       20       0C       F4       2085       FF37       20       1D       F7	TAX BRA JSR ASZ JSR TAY BRA CIZ JSR JSR	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF2C       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2084       FF34       20       0C       F4       2085       FF37       20       1D       F7         2086       FF3A       A9       43       43       43	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF2C       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02	TAX BRA JSR ASZ JSR TAY BRA CIZ JSR JSR CIQM LDA STA	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF2C       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD	TAX BRA JSR ASZ JSR TAY BRA CIZ JSR JSR CIQM LDA STA JMP	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device</pre>
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A 2080 FF2C 3D 00 2081 FF2E 20 FE F6 2082 FF31 A8 2083 FF32 80 B2 2084 FF34 20 0C F4 2085 FF37 20 1D F7 2086 FF3A A9 43 2087 FF3C 8D 20 02 2088 FF3F 4C 8B FD 2089 FF42 20 1F FD	TAX BRA JSR ASZ JSR TAY BRA CIZ JSR JSR CIQM LDA STA JMP CIPM JSR	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF20       3D       00         2081       FF22       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD	TAX BRA JSR RASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR JSR	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR CiQM LDA STA JMP CiPM JSR JSR BRA	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092	TAX BRA JSR RASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR JSR BRA	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp</pre>
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A 2080 FF2C 3D 00 2081 FF2E 20 FE F6 2082 FF31 A8 2083 FF32 80 B2 2084 FF34 20 0C F4 2085 FF37 20 1D F7 2086 FF3A A9 43 2087 FF3C 8D 20 02 2088 FF3F 4C 8B FD 2089 FF42 20 1F FD 2090 FF45 20 50 FD 2091 FF48 80 9C 2092	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR CiQM LDA STA JMP CiPM JSR JSR BRA	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00       2081         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF22       80       B2         2084       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092         2093       FF4A       A9       00       2094         2094       FF4C       8D </td <td>TAX BRA JSR RASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR JSR BRA</td> <td><pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking</pre></td>	TAX BRA JSR RASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR JSR BRA	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF22       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092         2093       FF4A       A9       00       2094       FF4C       8D       23       02	TAX BRA JSR RASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF22       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092         2093       FF4A       A9       00       2094       FF4C       8D       23       02	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #0FF</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00       2081         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF32       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2089       FF42       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092         2093       FF4A       A9       00       2094         2094       FF4C       8D </td <td>TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram</td> <td><pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #0FF JSR BusyReadRS232</pre></td>	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #0FF JSR BusyReadRS232</pre>
2076 FF20 20 FE F6 2077 FF23 AA 2078 FF24 80 C0 2079 FF26 20 AA F5 2080 FF29 8D 59 3A 2080 FF22 3D 00 2081 FF2E 20 FE F6 2082 FF31 A8 2083 FF32 80 B2 2084 FF34 20 0C F4 2085 FF37 20 1D F7 2086 FF3A A9 43 2087 FF3C 8D 20 02 2088 FF3F 4C 8B FD 2089 FF42 20 1F FD 2090 FF45 20 50 FD 2091 FF48 80 9C 2092 2093 FF4A A9 00 2094 FF4C 8D 23 02 2095 FF4F A0 04 2096 FF51 A2 FF 2097 FF53 20 29 F3 2098 FF56 CA	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #OFF JSR BusyReadRS232 DEX</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00       2081         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF22       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2090       FF45       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092         2093       FF4A       A9       00       2094       2095         2093       FF4A	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #OFF JSR BusyReadRS232 DEX BNE ledOn</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00       2081       FF2E       20       FE       F6         2081       FF2E       20       FE       F6       2082       FF31       A8       2083       FF22       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7       2086       FF3A       A9       43         2087       FF3C       8D       20       02       20       85       FD         2088       FF37       4C       8B       FD       20       92       2090       F44       20       1F       FD         2090       FF45       20       50       FD       20       92       2092       2093       FF4A       A9       00       20       20       93       2	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #OFF JSR BusyReadRS232 DEX BNE ledOn DEY</pre>
2076       FF20       20       FE       F6         2077       FF23       AA         2078       FF24       80       C0         2079       FF26       20       AA       F5         2080       FF29       8D       59       3A         2080       FF22       3D       00       2081         2081       FF2E       20       FE       F6         2082       FF31       A8       2083       FF22       80       B2         2083       FF32       80       B2       2084       FF34       20       0C       F4         2085       FF37       20       1D       F7         2086       FF3A       A9       43         2087       FF3C       8D       20       02         2088       FF3F       4C       8B       FD         2090       FF45       20       1F       FD         2090       FF45       20       50       FD         2091       FF48       80       9C       2092         2093       FF4A       A9       00       2094       2095         2093       FF4A	TAX BRA JSR ASZ JSR TAY BRA CiZ JSR JSR CiQM LDA STA JMP CiPM JSR BRA * TestProgram	<pre>cmdinterp WriteString load 2-digit hex into CPU Y reg 'Y:=' GetHexByte cmdinterp SInputByte read singlebit port as a byte PrintByte #43 220 cmdI monitor version to O/P device InitMonitor Full init of monitor InitVarsEaReset cmdinterp LDA #FALSE STA XOnFlag Disable XOn handshaking LDY #4 LDX #OFF JSR BusyReadRS232 DEX BNE ledOn</pre>

 2103 FF5E 8D 30 04 |
 STA XmtReg ;

 2104 FF61 20 95 F5 |
 JSR SendASpace

 2105 FF64 AD 06 04 |
 LDA ClearSingleOut

 2106 FF67 A9 FF |
 LDA #0FF

 2107 FF69 20 86 F4 |
 JSR SOutputByte

 2108 FF6C 20 E4 F2 |
 JSR Delay1Second

 2109 FF6F 20 F6 F2 |
 JSR ReadDSRBit

 2110 FF72 F0 DD |
 BEQ testLup

 2111 FF74 A9 01 |
 LDA #TRUE

 STA XOnFlag Enable XOn handshaking 2112 FF76 8D 23 02 | 2113 FF79 4C 8B FD | JMP cmdI (flow control) |\* 2114 2115 |\* End Test Routine 2116 |\* 2117 |\* Due to an assembler bug, all uses of "#>" that refer to a 2118 |\* label, must be implemented at the end of all 'normal' code. **|\*** Failure to do so will result in some weird problems because 2119 2120 |\* the addresses for your labels may be off by 3 bytes! 2121 |\* #>Label designates the high byte of the label's address |\* #Label designates the lower byte of the label's address 2122 2123 |\* 2124 FF7C 20 6A F5 | IRQRoutine JSR WriteLn JSR WriteString 2125 FF7F 20 AA F5 | 2126 FF82 49 52 51 | ASZ 'IRQ Interrupt' 2126 FF85 20 49 6E | 2126 FF88 74 65 72 | 2126 FF8B 72 75 70 | 2126 FF8E 74 00 | 

 2120
 FF8E
 74 00
 |

 2127
 FF90
 20
 5C F2
 |intOut
 JSR
 RestoreSXYA

 2128
 FF93
 A9
 FD
 |
 LDA
 #>CmdInterp
 push hi label address

 2129
 FF95
 48
 |
 PHA

 2130
 FF96
 A9
 8E
 |
 LDA
 #CmdInterp
 push lo label address

 2131
 FF98
 48
 |
 PHA

 2132
 FF99
 AD
 2A
 02
 |
 LDA
 CPUStatusReg
 push status reg

 2133
 FF92
 48
 |
 PHA
 PHA
 PHA

 PHA 2133 FF9C 48 2134 FF9D 40 RTI 1 2135 |\* |\* Non Maskable Interrupt. 2136 XaMonV4B FFFA/FFFB:= 00 02 2137 FF9E A9 F9 |InstalNMIRoutine LDA #>NMIRoutine STA NMIPointer+1 0200 points to NMI 2138 FFA0 8D 02 02 | LDA #NMIRoutine NMI service routine 2139 FFA3 A9 2A | STA NMIPointer 2140 FFA5 8D 01 02 | 2141 FFA8 60 RTS **I** 2142 |\* 2143 |\*Hardware Reset. XaMonV4B FFFC/FFFD:= 00 F0 |\* If DSR bit is HI, vector to installed address on reset 2144 2145 FFA9 A9 FD |InstalProgram1 LDA #>cmdI 2146 FFAB 8D 0E 02 | STA Program1Ptr+1 Ram vector high 2147 FFAE A9 8B LDA #cmdI 2148 FFB0 8D 0D 02 | STA Program1Ptr Ram vector low 2149 FFB3 60 RTS 2150 |\* If DSR bit is LO, vector to installed address on reset 2151 FFB4 A9 FF|InstalProgram2LDA #>TestProgram2152 FFB6 8D 11 02 |STA Program2Ptr+1 Ram vector high LDA #TestProgram 2153 FFB9 A9 4A 2154 FFBB 8D 10 02 | STA Program2Ptr Ram vector low 2155 FFBE 60 RTS 2156 |\* |\* SoftWare Interrupt. XaMonV4B FFFE/FFFF:= 09 02 2157

2158 FFBF A9 F9 |InstalSWIRoutine LDA #>SWIRoutine Install pointer to SWI STA SWIPointer+1 interrupt service routine 2159 FFC1 8D 05 02 | 2160 FFC4 A9 48 | LDA #SWIRoutine The SBR installed here STA SWIPointer will execute every time a 2161 FFC6 8D 04 02 | 2162 FFC9 60 RTS break is encountered in |\* your code 2163 |\* Maskable Hardware Interrupt. XaMonV4B FFFE/FFFF:=0902 2164 |InstalIRQRoutine LDA #>IRQRoutine Install pointer to IRQ 2165 FFCA A9 FF STA IRQPointer+1 service routine LDA #IRQRoutine 2166 FFCC 8D 08 02 | 2167 FFCF A9 7C 1 2168 FFD1 8D 07 02 | STA IROPointer 2169 FFD4 60 RTS + ا 2170 2171 |\* IRQ/SWI Filter. Determines whether IRQ or SWI interrupt 2172 FFD5 A9 F9 |InstalSelectRoutine LDA #>SelectInterrupt 2173 FFD7 8D 0B 02 | STA IntServPointer+1 2174 FFDA A9 95 LDA #SelectInterrupt STA IntServPointer 2175 FFDC 8D 0A 02 | 2176 FFDF 60 RTS Т 2177 1\* 
 InstalDBRoutine
 LDA #1
 The SBR installed here will

 STA
 DebugFlag
 execute if DebugFlag

 STA
 TraceFlag
 is TRUE.w/ every BRK
 2178 FFE0 A9 01 2179 FFE2 8D 1E 02 | 2180 FFE5 8D 21 02 | STA TraceFlag is TRUE, w/ every BRK 2181 FFE8 A9 F8 LDA #>XaDebugRoutine 1 2182 FFEA 85 EF STA Debug+1 2183 FFEC A9 ED LDA #XaDebugRoutine STA Debug 2184 FFEE 85 EE 2185 FFF0 60 RTS |\* 2186 |InitTempBuffer LDA #>TempBuffer Addr:=0300 2187 FFF1 A9 03 2188 FFF3 85 EB I STA TempBufferPtr+1 LDA #TempBuffer 2189 FFF5 A9 00 1 STA TempBufferPtr 2190 FFF7 85 EA 1 2191 FFF9 60 RTS 2192 |\* 2193 FFFA 00 |loNMI BYTE 00 0200 = NMI memory vector 2194 FFFB 02 BYTE 02 |hiNMI 2195 FFFC 78 FD78 = Begin of Cmd Interpreter |loReset BYTE 78 2196 FFFD FD |hiReset BYTE OFD 2197 FFFE 09 |loSWI 0209 = SWI memory vector BYTE 09 |hiSWI 2198 define BYTE 02 2199 |\* 2200 0001 END XaMonV4B 2201 0001 %% %% %% |.

# <u>Chapter 14</u> JAsm Cross-Assembler

Asm is a cross-assembler for the 65C02 processor that runs on your IBM PC or compatible.

This program takes your assembler source code, created using your favorite editor, and generates a binary file that the 65C02 CPU can execute, a .ROC file.

The binary values are represented as hex codes that correspond to the "*mnemonic*" source code instructions such as LDA (load the accumulator).

**JAsm** also calculates the branch instruction offsets and adjusts the PC (program counter) value relative to the ORG address you establish in your source code. **JAsm** includes some "fake" codes or "*psuedoOps*" that offer you some relief to your code writing task. More on that later.

### **FILES**

**JAsm** can generate several different types of files for your use. These files have unique extensions and will now be explained:

**.LST** file is a file containing a list combining your source code with the hex information generated by the assembler, along with the program counter values and branch offsets.

Any time you have made an error in your source code, **JAsm** will automatically generate a .LST file that you can view with your editor. This list file will show you where and what types of errors are present. Errors are flagged in the list file by asterisks \*\*\*\*\* and pointed to by a ^ character on the following source code line.

It is also possible to have **JAsm** generate a list file every time you assemble your source code file, by using the **Xasm.CFG** file to be discussed later.

**.SYM** file contains the symbol table. In this table you will find a summary of all the labels and identifiers used in your source code that begin with an upper-case alpha character (letter). The table will also indicate what type (what kind) of identifiers they are. The address where the label occurs is listed to the right of each identifier. You can use these addresses in your source code import list with other programs you write. See the CapMeter.ASM file included on the enclosed floppy disk for an example of how this works.

**.ASC** is a ascii-file representation of the .ROC binary file described below. Some EPROM burners have provisions for accepting this type of file. If you order a "bare" pc board from **JComm LAB**, you will receive a floppy disk with both the .ASC and .ROC files for the **XaMonV4B** monitor. If you have access to an EPROM burner, you will be able to burn your own **XaMonV4B** monitor EPROM.

.ROC file is the binary object code that you will download into your SBC65V1B and execute.

### **JAsm Operation**

**JAsm** is easy to use. From the DOS prompt type **JAsm** and then <RETURN>. JAsm will show you a menu, listing all the (source code) files with the .ASM extention. Use the arrow keys on your keyboard to highlight the file you desire to assemble. Press the <RETURN> key. The assembly process proceeds as follows:

- > The **JAsm** displays the filename of the file being assembled at the top of the screen.
- JAsm parses through your source code and indicates the number of lines of code parsed at the window on the upper right. Any errors indicated during this pass point to problems with your use of the MODULE (name) and END psuedoOps.
- On the next two passes, JAsm generates the necessary CPU codes. The ORG value(s) is displayed in the ORG window on the lower right of the screen during pass two. At the end of pass two, JAsm displays the size of your object code in Hex (base 16) and Decimal (base 10) in the upper right window.
- The error status of the assembly and the files generated are displayed next. If errors are present, JAsm will pause, so that you will be sure to notice that there are errors. Press any key to continue.

### Xasm.CFG

If this file is not present in the directory containing **JAsm**, all the above mentioned files will be generated. Display the **Xasm.CFG** file contents by using the DOS "type" command (type Xasm.CFG <RETURN>)

or by viewing with your favorite editor. Notice there are four BOOLEAN values (TRUE or FALSE). The default configuration for this file is:

FALSE

FALSE

FALSE

FALSE

The outcome from using these values is that only a .ROC file will be generated each time you run **JAsm**.

For example, if each BOOLEAN value in the **Xasm.CFG** file were declared TRUE, **JAsm** would generate the following files for a source file named

Test.ASM:

Test.LST

Test.SYM

Test.ASC

Test.ROC

You can create the Xasm.CFG file using DOS by typing:

copy con Xasm.CFG<RETURN>

<RETURN> <RETURN> <RETURN> <RETURN>

#### FALSE<RETURN> FALSE<RETURN> FALSE<RETURN> FALSE<RETURN> (then proce the F6 function

(then press the F6 function key)<RETURN>

The file you have just created will instruct **JAsm** to only create a .ROC file. If you want a .LST file to be created every assembly, replace the first "FALSE" encountered

in the **Xasm.CFG** file with "TRUE." If you want a .SYM file, replace the second "FALSE" with "TRUE." If you want an .ASC file, replace the third "FALSE" with "TRUE."

During the normal program development cycle, you may find that your work progresses much faster if you leave all the BOOLEAN values as "FALSE." It takes time for **JAsm** to generate the extra files. As mentioned earlier, if **JAsm** encounters an error in your program, it will automatically generate the .LST file so that you can locate your error.

#### PsuedoOps

PsuedoOps are mnemonic instructions that are not part of the 65C02's instruction set, but are used by **JAsm**. Some of these special codes are intended to support you in your program writing.

An example of all 65C02 instructions and all **JAsm** psuedoOps can be found in the enclosed **XaTestR.ASM** file. Also see **CapMeter.ASM**.

Here is a description of the **JAsm psuedoOps**:

#### System psuedoOps

- **MODULE** is followed by the name of the file. It must be the same name used for the END psuedoOps.
- **ORG** is used to declare the Program Counter value. This is the actual memory map address where you want to start your code. (typically 0500Hex for 'ramware')
- **END** declares the end of your source code file. The filename declared here must be the same name used in the MODULE declaration.

#### Byte and String psuedoOps

- **BYTE** is used to enter 1 hex byte.
- **BYT** can also be used to enter 1 hex byte.
- **WORD** is used to enter two hex bytes. Note: An ascii string following a psuedoOp must not be longer than 31 characters.
- **ASC** used to enter ascii data as a string.
- **ASZ** is also used to enter ascii data. After the ascii data, JAsm automatically inserts a hex 0 into the object code.
- RASC is also used to enter ascii data. JAsm automatically inserts a hex 0D 'RETURN' before the string.
- **RASZ** is also used to enter ascii data. JAsm automatically inserts a hex 0D 'RETURN' before the string, and a hex 0 after the string.

#### psuedoOp Examples

MODULE	Test	
ORG	0500	
BYTE	OFF	
BYT	0AA	
WORD	00000	
ASC	'Hello	World'
RASC	'Hello	World'
ASZ	'Hello	World'
RASZ	'Hello	World'
END	Test	

You may want to make a short Test.ASM program using the above examples, and then look at the LST file generated. You don't have to modify your **Xasm.CFG** file to have **JAsm** make a .LST file. Insert a deliberate error, such as

#### BRA nowhere

and **JAsm** will automatically generate the .LST file.

#### **Explanation of Equates**

It is possible to declare all variables, constants, pointers and addresses by using the "EQU" psuedoOp. Nonetheless, the following psuedoOps can be used in place of "EQU" to help make your source code more readable.

#### Equate psuedoOps

**EQU** is used to declare a constant.

**ADR** is used to declare an address. This address is typically a subroutine (or PROCEDURE) that has been written in another MODULE. It can also be the hardware address of some interface circuitry.

**VAR** is used to declare a common variable.

**PTR** is used to declare a POINTER variable.

These equate psuedoOps are used to mimic the "flavor" of **Modula-2**, the language chosen to write both **JAsm** and **JTerm**. I used the Jensen Partners "TopSpeed." If you are not familiar with **Modula-2**, I highly recommend learning it, even though you will probably have to refer to books that are out of print. The next choice would be to learn the older, but widely adopted commercially, **Pascal**.

You can teach yourself alot about structured *Top-Down* program design. If you adopt the underlying tenants of **Modula-2** or **Pascal** you will design and implement more efficient, readable, maintainable, modifiable and elegant assembly language programs. By learning **Modula-2**, you will have the background necessary to learn Niklaus Wirth's (the author of **Pascal** and **Modula-2**) latest and most elegant language...the object oriented **Oberon**.

I have modified **Modula-2** programs that I had not even looked at for years, by merely "skimming" over the source code (like looking for a previously-read article in a magazine), finding the PROCEDURE of interest, and then making the necessary changes.

If you are careful with the selection of your of your identifier (label,constant and variable) names, you may find your assembly language programs easier to modify and maintain. Remember that all identifiers must begin with an upper-case letter if you want them to show up in the SYMbol table. Identifiers must be less that 31 characters long.

#### TROUBLESHOOTING YOUR PROGRAMS

The following is a list of some of the things that can go "wrong" during your assembly language experience:

- → Trying to branch (BRA,BNE, etc) further than 127 bytes backward or 128 bytes forward. (unfortunately, JAsm will not flag this bug)
- → Using and unequal number or pushes (PHA) or pops (PLA) in your subroutines (SBRs). If you enter a procedure using say, PHX (push xreg onto stack), you better not leave the procedure without using a PLX (restore x-reg from stack) instruction.
- → Similarly, if you use the XaMonV4B subroutines "Push" or "Pop", or "SaveRegs" or "RestoreRegs", do not use one without the other. If you use Push twice in one subroutine, you better use Pop the same number of times somewhere else in your program (or in the same SBR).
- → Failing to initialize flags, pointers or other variables in your program.
- ➔ Incorrectly using the Input/Output re-direction feature of the monitor. If you have I/O directed to memory, you have to re-direct the I/O yet again to get output to the RS232 port. Here's a real gotcha:
- → Failing to save the CPU registers before calling a SBR (procedure) that will ultimately clobber them.

Example:	MyProcedure	(you left out PHY before loading Y)
		LDY #5
	myLup	JSR DoSomething
		DEY
		BNE myLup
		(you left out PLY before returning)
		RTS

In this example, if "DoSomething" uses the Y register, it better save Y before using it and restore Y when it is done, or weird symptoms may show up in your program.

- → Failing to use HoldAByte as a parameter passing variable for redirected I/O. See XaMonV4B listing (using your editor's search command) for uses of HoldAByte.
- → Forgetting to end a string with zero when using the WriteString procedure.
- Example; JSR WriteString RASC 'Hello World'

WriteString will continue to treat all code following "Hello World" as if it were ascii data, resulting in somewhat bizarre effects.

Corrected example: JSR WriteString RASZ 'Hello World'

**JAsm** puts a hex 0 at the end of the string. The hex 0 tells WriteString that it has found the end of the ascii string. See **CapMeter.ASM** for more examples.

Another problem that can occur using WriteString has to do with punctuation. The psuedoOp is expecting a " ' " to begin and end the string.

Ex: RASZ 'Hello World'

Consequently, it would be a mistake to try to use the ' delimiter in a string

Ex: RASZ 'You're funny'

^bug

Not all possible problems are due only to software errors. Hardware can fail too! For example, if you fail to set the memory jumpers correctly, you may see a very weird memory dump when using **JTerm**. Once I set the EPROM jumpers for a 32K X 8 when I was using only a 16K X 8. Needless to say, the output from the SBC to my dumb terminal looked pretty scary. It didn't hurt anything but my pride!

# Chapter 15 JTerm Communication Software

J Term is a communication program. Using **JTerm**, your IBM PC or compatible becomes a

terminal that you can use to communicate with the  $\mu$ CEL SBC65V1B single board computer/ controller.

This program has built-in provisions for sending commands and data to the SBC, and provides the menu for the **XaMonV4B** monitor program residing in the **SBC65V1B**. In fact, **JTerm** is more of a *responder* to the monitor program than it is a *controller*. Consequently, **JTerm** will be described in terms of explaining the monitor commands.

Connect the serial cable from your PC to your SBC. Type **JTerm** followed by a <RETURN>. Notice the menu presented to you. We will now explore the monitor.

Many of the **XaMonV4B** monitor functions operate on a *buffer* of memory at a time. The buffer can start most anywhere in the SBC's memory map, and can be from 1 to FFFF hex bytes long. The first eight commands of the **XaMonV4B** menu deal with this buffer.

#### **Buffer Commands**

- **1** Prompts you for the hex buffer address.
- **2** Prompts you for the number of hex pages (256locs/pg) in the buffer.
- **3** Prompts you for the number of hex bytes
- 4 Shows you the current buffer settings
- 5 Prompts you to input all the buffer settings
- 6 Dumps the buffer to the screen

The best way to learn these six commands is to practice using them. You can not hurt anything as you experiment with these first six commands. If you set a buffer longer than a few pages, and then use the '6' command, you may be in for as long wait as the SBC dumps the memory to the screen. If you get tired of waiting, press the reset button S1 on the SBC.

Commands '7' and '8' act on the buffer itself.

7 Fill memory buffer with the hex byte you enter

8 Fills memory buffer with the hex characters you type from the keyboard

Command '8' is the 'hand-load command', used when you want to enter a special sequence of bytes, or hand-load a program. Short programs can be entered very quickly this way. Try the following sequence of key presses: (do not type text enclosed in brackets (), it is for explanation only)

#### 5 (get all parameters)

- 1000 (hex address
  - 00 (number of pages)
  - 05 (number of bytes)

After the **5**, SBC will feedback a summary of what you entered

8 (hand-load command) 0102030405 (hex characters)

Notice that the monitor displays the data as you enter it, and then does a memory dump, allowing you to verify the data or program you typed in. There is no backup key. If you make a mistake, you must re-type the data.

#### Memory Dump

- The memory dump screen is comprised of three basic parts:
- The PC address (Program Counter)
- The 16 byte hex line of data
- The ascii representation of the hex data.

Notice that there is a vertical bar |, dividing each 16 byte line of hex information into two 8 byte "chunks." Also notice the ascii representation of the hex data to the right of each line of hex data, is also divided by a bar. These bars are used as a visual reference point, to make it easier to find the byte of interest.

#### **Memory Move**

A copy of the currently defined buffer can be moved to a different location in memory with the '**M**' command. This copy may be referred to as the "destination buffer." After the '**M**' command, the monitor will prompt you for the destination's starting address.

If after doing the previous exercise you were to use the '**M**' command, and used 2000 for the destination address, you would find the hex characters 0102030405 starting at location 2000.

There is a "gotcha" to look out for. If you specify a destination address that is at the "tail" of your currently specified source buffer, you will clobber your data when you attempt the move. In the last example, if you had specified a dest addr of 1005, you would have clobbered the byte that contained the 05. Again, experimentation will probably be your best teacher.

#### Downloading

Probably the most useful feature of **JTerm** is the downloader. The downloader will transfer **.ROC** files you have generated with the **JAsm** cross assembler, to the buffer you have declared within your SBC's memory map. Actually, only the starting address of the buffer is needed. The downloader will automatically set the buffer size for you.

#### Downloading sequence

**Cntrl-D** (invokes the downloader) Arrow keys (highlight the file you want to download) **RETURN** (selects the file you have highlighted)

**Cntrl-Z** (clears the transfer)

#### Running the downloaded program

**G** (for "Go")

#### Uploading

You may have designed an interface that has accumulated some data in ram that you want to store in a file. The upload feature of the monitor allows you to do this.

**Cntrl-U** (command for upload) The buffer you have declared will be sent to a **UpLoad.ROC** file. You can exit **JTerm**, and rename **UpLoad.ROC** to a file name of your choice. If you upload twice in a row, only the data sent from the second transfer will be present. **Checksum** 

**s** (performs a checksum of the current buffer) This checksum may or may not match the checksum given to you by the downloader.

#### I/O Commands

The **XaMonV4B** monitor allows you to control all the available I/O from **JTerm**. From **JTerm** you can use:

Command

- (Action)
- **O** followed by bit# (Set any of the 8 output bits High)
- o followed by bit# (Set any of the 8 output bits Low)
- L followed by bit# (Read any of the 8 input bits)
- **S** followed by hh (Send a byte out to the 8 output bits. hh = 2 hex characters)
- Z (Read a byte from the 8 input bits)
- B (Set the level of the uart output bit RTS, by popping last stack entry)b (Set the level of the uart output bit DTR, by popping last stack entry)

You can use the output bits to control small relays directly from **JTerm**. If you do your own IBM PC programming, you can write programs that make simple ascii calls to the monitor, using the **O**,**o** and **L** commands rather than writing firmware for the SBC. The uart output bits can be exercised as follows:

- **P** hh (push a hex byte onto user stack)
- B (pop the formerly pushed by to the RTS bit) OR

**b** (pop the formerly pushed byte to the DTR bit) It may be helpful to you to use your logic probe to monitor these bits as you experiment with the above instructions.

The following commands perform various system functions:

- **C** (display CPU registers)
- c (don't display CPU register until next '+' command)
- **D** (software interrupt debug on) d (software interrupt debug off)
- X (load x register with hex byte hh)
- Y (load y register with hex byte hh)

If you carefully look at the **XaMonV4B** interrupt routines in the monitor source code, you can spot the user-installable debug routine. This routine can be turned on or off from **JTerm** with the '**D**' and '**d**' commands respectively. A typical debug routine prints key variables onto the screen, or allows you to set the value of variables.

#### Utility

**H** (converts 4 hex digits to Decimal)

P (pushes next 2 hex digits entered onto user stack)

**p** (pops last 2 hex digits entered off of user stack)

? (displays current version of monitor)

• (resets the SBC65V1B monitor's variables)

#### **Reset Vectors**

When you first power up your SBC, the system (**XaMonV4B**) monitor program is run. If you download a program into ram and run it, you will stay in your program until you press the reset button S1 on the SBC. Program control will then revert to the monitor.

What if you want **YOUR** program to run every time you press reset? That is the purpose of the '**R**' and '**r**' commands. Normally, the program counter points to the monitor at reset, and the test program in the monitor if J15 is shorted (remember the blink test?).

By pressing  $\mathbf{R}$ , the current buffer address will become the new reset vector when jumper J15 is open.

By pressing r, the current buffer address will become the new reset vector when jumper

J15 is shorted.

This feature makes it possible for you to load a program starting at say, 0500, type the **R** command, and invoke that program every time you press reset S1 on the SBC. You can load another program at say, 2000, and type the **r** command. Now you have access to either program upon reset, depending on whether you have J15 shorted or open. I normally put my main program on the **R** vector and a test program on the (lower case) **r** vector.

Make sure your main program has a *hook* back to the monitor. A simple hook that would be in your program might be

#### Exit JMP MonitorF1DE

Otherwise you may have to turn off power in order to get to the monitor. It can get even trickier if you have battery backed ram, so be sure to put in that hook to the monitor!!

This discussion is by no means exhaustive. The best way to learn is by doing. There should be just enough information in this chapter to make you good and dangerous!

**JTerm** has a couple of help keys. Here is a summary of the control keys you get with the **Control-H** command.

Cntrl-B (Set the baud rate) Cntrl-D (Download from PC to SBC) Cntrl-F (Tell JTerm your clock speed) Cntrl-I (Set MSB of ascii data HI) Cntrl-K (Other help key, examples)

Cntrl-N (Print the XaMonV4B menu)

**Cntrl-Q** (Quit the program)

**Cntrl-T** (Toggle the XOn handshake on/off)

Cntrl-U (Upload from SBC to PC file)

**Cntrl-X** (Send an XOn each keypress)

**Cntrl-Z** (Clear the screen)

The baud rate command gives you the opportunity to use **JTerm** for your RS232 experiments, such as implementing an RS232 uart in firmware. Some call that technique bit-banging.

The default baud rate for **JTerm** and for **XaMonV4B** monitor is 19,200 baud. To change the baudrate on the **SBC65V1B** you must first download the "**HotBaud.ROC**" program and run it; then type **Cntrl-B** and set **JTerm**'s baudrate to the baudrate you set with HotBaud.

The clock speed command is a "kludge" for the download feature. **JTerm** was designed to work on a 10 MHz system. Use the **Cntrl-F** command if your pc's clock speed is different than 10 Mhz.

This command sets a "magic number" within **JTerm**. It was designed to get around a PC system "burp" that occurs just often enough to upset the XOn protocol used by the downloader. A future version will remedy this problem.

As a last-resort, **JTerm** gives you access to the magic numbers themselves with "Set Magic Numbers," if the preset options do not work for you.

## Chapter 16 Capacitance Meter

#### .....

#### Objective

Design a capacitance measurement circuit using a 555 timer as the timing element.

#### Theory

Refer to circuit at **Figure 15**. An output bit is used to trigger the 555 input pin 2, initiating a timing cycle. The ouput of the timer pin 3 is normally low. When the 555 is triggered, the output pin 3 goes high. This output is monitored by an input bit on the SBC. A counter implemented in firmware measures the time, 't', that the output pin 3 of the 555 is high. The time 't' is a function of the unknown capacitance, Cx and resistor R1-R4. The range of this circuit is approximately 10 to 65,000 picofarads (65,000 pFd = .065 uFd).

#### Host Computer Software Jterm

Host computer sends an ASCII 'space' character via its RS232 port, to the **SBC65V1B** CPU I/O module.

The SBC firmware interprets this character as a "read capacitance" command. The SBC makes a capacitance reading which is in turn sent out its RS232 port as a string of ASCII characters.

If the host computer is running a *dumb terminal* program, the capacitance measurement is displayed directly on the crt. A custom-written host program could process the data from the **SBC65V1B** as required.

### Ramware

#### CapMeter.ASM

A trigger pulse is created by toggling an output bit from **HI**, to **LO** and back to **HI**. Output of 555 is read by a single input pin bit, in a tight loop. 16 capacitance readings are taken by the SBC, then averaged. The averaged reading is converted to its ASCII decimal representation by the PROCEDURE "**WriteCard**." Zeroing for low values of capacitance is accomplished by the PROCEDURE "**Auto Zero**." All values output from the SBC are represented in picoFarads (pFd).

#### Checkout

Place a 1uFd for Cx. Monitor the output pin 3 of the 555 with a logic probe. Trigger the 555 by momentarily connecting the trigger pin 2 to ground. The resting state of the 555 output is **LO**. After triggering, the output should temporarily go **Hi** and then return to **LO**. If the output does not return to **LO**, your capacitor is too large a value, or you need to re-check your wiring. Also check power and ground. Vcc should read 5V.


# **Calibration** Assemble the file **CapMeter.ASM**, using **JAsm**. Download the CapMeter.ROC file using **Jterm**.

After downloading the firmware, and hooking up the 2 SBC I/O bits to your interface, connect your reference capacitor to Cx. Use the highest precision (1% or better) value you can find. You can "make" a reference cap by choosing a high quality polystyreene or mylar cap and measuring its capacitance value using an LCR meter. With no capacitor present, the capacitance reading should be '0' pFd. If it doen't, use the "**AutoZero**" function of CapMeter. Now with your

"reference" cap, insure that the readings are within 1-5% of expected. If readings are not accurate enough for your purposes, adjust R1 until the cap reading comes up to your spec. Adjustments can be made by inserting a 100 + pot in serires with R1, or by using different value fixed resistors in various series or parallel connections. It is probably a good idea to use a "plug board" while determining the proper resistor values before you solder them into your "final" prototype.

#### Mechanical

This circuit can be soldered to an inexpensive single-sided "radio shack" type of



#### Figure 12 Simple Capacitance Meter

breadboard using point to point wiring. A common "plug board" works well too.

### **Jasm Assembly Listing**

```
MODULE CapMeter
(*JComm LAB 21 Apr 1992 12:30 PM -Information Block -
Description: This 'firmware' drives the simple cap meter interface from
Interface Note 1 FileName: CapMeter.ASM
(*Created FROM CAL555.ASM Filesize
                                   :Source = 3519 Object Code = 269Z
           :XaMonV4B-1 on SBC65V1B
System
Last Mod
         : 20 Apr 1992
Assemblies:
Statistics : Last Hours : 1.5 Hrs/ 0000 Lines/00
Total Hours: 12.5 Hrs/ 0130 Lines/40
Start Date : 27 Sep 1989
End Date: 6 Apr 1991
History: 6 Apr 1991 worked on SBC65V1A 10 Mar 1992 ported to SBC65V1B
End Info Block*)
```

```
FROM XaMonV4B IMPORT DelaySeconds, ReadChar, WriteChar,
                      SpaceEscWait, WriteLn, ClearScreen,
                     WriteString, GetNoResponse, GetHexByte,
                     PrintByte,WriteCard,CmdInterp,HoldAByte;
CONST
FALSE
          = 00;
TRUE
          = 01;
          = 1B;
Escape
Threshold = 188Z;
VAR
Count
             : ZPBYTE;
AverageCount : ZPWORD;
ReadFlag, ZeroAdjust, CapAdjust: ZPBYTE;
ADR
SingleBitOff = 0410
SingleBitOn
              = 0418
SingleBitIn
              = 0420
ORG
              = 0500;
                       JMP
                            Begin skip over procedures
InitCount
                      LDA
                            #0
                            Count
                       STA
                       STA
                           Count+1
                      RTS
InitAveCount
                      LDA
                           #0
                       STA AverageCount
                       STA AverageCount+1
                      RTS DivideBy16
                      PHX
                      LDX
                           #4 divideLup
                      CLC
                      ROR
                           AverageCount+1
                      ROR
                           AverageCount
                      DEX
                      BNE
                           divideLup
                      PLX
                      RTS
AutoZero
                      WriteString('Remove Cx, then press SpaceBar');
                       SpaceEscWait;
                            ZeroAdjust
                       STZ
                       TakeOneReading;
                       LDA
                            Count
                       CMP
                            #0
                      BNE
                           notDone done
                      RTS notDone
                            ZeroAdjust zeroLup
                       INC
```

	TakeOneReading;
	LDA Count
	SEC
	SBC ZeroAdjust
	BNE notDone
	WriteString('ZeroAdjust = ');
	<pre>PrintByte(ZeroAdjust);</pre>
	WriteLn;
	BRA done
GetCapAdjustment	WriteString('Current Adjustment = ');
	<pre>PrintByte(CapAdjust);</pre>
	WriteLn;
	WriteString('Enter Hex Adjustment Factor>');
	GetHexByte(CapAdjust);
	RTS
AdjustReading	LDA Count
Augustheauing	SEC
	SBC ZeroAdjust
	STA Count
	RTS
CheckForZero	LDA Count+1
CHECKFOIZEIO	BNE notZero
	LDA Count
	BNE notZero
	LDA #TRUE
	RTS notZero
	LDA #FALSE
	RTS
	A15
NormalizeCapacitance	CheckForZero;
	BNE normOut = 1 if count is zero
	LDA Count+1
	BEQ smallOut
	LDA Count
	SEC
	SBC CapAdjust adjSmall
	STA Count
	LDA Count+1
	SBC #0
	STA Count+1 normOut
	RTS smallOut
	LDA Count
	SEC
	SBC #0
	BRA adjSmall
PrintReading	AdjustReading;
	NormalizeCapacitance;

	WriteString;	ASZ ' Capacitance= '	
	WriteCard(Count);		
	WriteString;	ASZ ' picoFarads'	
	WriteLn;		
	RTS		
TakeOneReading	InitAveCount; (16 readings a	are	
_	LDX #16Z averaged)		
countLoop	InitCount; trigger555		
	LDA SingleBitOff		
	LDA SingleBitOn read555		
	LDA Count		
	CLC		
	ADC #2		
	STA Count		
	LDA Count+1		
	ADC #0		
	STA Count+1		
	LDA SingleBitIn		
	BMI read555 *BPL (when test	ing w/no interface)	
	LDA AverageCount		
	CLC		
	ADC Count		
	STA AverageCount		
	BCC skipAveInc		
	INC AverageCount+1 skipAveInc		
	WriteChar('.');		
	DEX		
	BNE countLoop		
	DivideBy16;		
	LDA AverageCount		
	STA Count		
	RTS		
PrintMenu	WriteString;		
	RASC 'JComm LAB Capacitance	Meter',8D	
	RASC ' 1.>One Reading per Sp		
	RASC ' 2.>Read continuously		
	RASC ' 3.>Auto Zero'		
	RASC ' 4.>Adjust Cap Reading	j', 8D	
	RASZ 'Esc to Exit'	-	
	WriteLn;		
	RTS		

Begin ClearScree		Screen;	
-	STZ	ReadFlag	
	LDA	#1	
	STA	Count+1	
	PrintMenu;		
LDA		SingleBitOn cI	
	Read	Char;	
	CMP #'1'		
	BEQ	ci1	
	CMP		
	BEQ	ci2	
	CMP		
	BEQ		
	CMP	#'4'	
	BEQ	ci4	
	CMP	#Escape	
	BEQ	ciEsc	
	BRA	cI cil	
	JMP	TakeReadings	
ci2	LDA	#TRUE	
	STA	ReadFlag	
		TakeReadings	
ci3	AutoZero;		
DelaySeconds		ySeconds (3) ;	
	BRA	Begin	
ci4	GetCa	tCapAdjustment;	
	DelaySeconds(2); BRA Begin		
TakeReadings	TakeOneReading;		
PrintReadin		Reading;	
	LDA	ReadFlag	
	BNE	TakeReadings	
	SpaceEscWait;		
	LDA	HoldAByte	
	CMP	#Escape	
	BEQ	lookOut	
	BRA	TakeReadings	
lookOut	CALL	WriteString;	
	ASZ '	Go to Monitor? '	
	JSR	GetNoResponse;	
	BNE	Begin	
ciEsc	JMP	CmdInterp	
	END	CapMeter	